Analog Devices Inc. LTC3870EUF-1#TRPBF
- Part No.:
- LTC3870EUF-1#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC3870EUF-1#TRPBF.pdf
- Description:
- IC REG CTRLR BUCK 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,130
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3870EUF-1#TRPBF from Analog Devices (formerly Linear Technology) is a PolyPhase® step-down slave controller designed for multiphase DC/DC systems with digital power management. It operates as a phase extender paired with the LTC3887-1 master controller, supports two PWM channels, delivers accurate inter-phase and inter-chip current sharing, and targets high-current applications up to 14V output with 4.5V–60V input.
For engineers reviewing the LTC3870EUF-1#TRPBF datasheet, LTC3870EUF-1#TRPBF pinout, LTC3870EUF-1#TRPBF application, or LTC3870EUF-1#TRPBF equivalent, this page provides verified technical context, validated pin functions, confirmed operating ranges (100kHz–1MHz SYNC, 0.5V–14V VOUT), real-world current-sharing behavior, and precise alternative selection guidance for telecom, industrial, and distributed power systems.
Technical Context
The LTC3870EUF-1#TRPBF implements peak current mode control with dual independent PWM channels synchronized via an integrated PLL to an external clock on the SYNC pin. Its ITH0/ITH1 pins receive shared current command signals from the master controller, enabling dynamic load balancing across phases without additional I²C addressing.
It features pin-programmable CCM/DCM operation via MODE0/MODE1, programmable phase offset via PHASMD (0°–300° relative to SYNC), and dual-range current limit selection (50mV/75mV) via ILIM. The device does not regulate output voltage-voltage regulation is delegated entirely to the master controller's feedback loop.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 4.5V to 60V - supports wide-input industrial and telecom supplies; EXTVCC recommended above 15V to reduce thermal stress. |
| VOUT Range | 0.5V to 14V - set and regulated solely by master controller (e.g., LTC3887-1); slave enforces current sharing only. |
| SYNC Frequency | 100kHz to 1MHz - externally synchronized via falling edge of SYNC signal; enables coherent multi-phase timing. |
| Current Sense Threshold | 50mV (low range) or 75mV (high range) - selected by ILIM pin; matches MFR_PWM_MODE register setting in master for balanced protection. |
| Operating Temp | –40°C to 125°C - specified junction temperature range; validated for industrial and telecom environments. |
| Package | 24-pin (4mm × 4mm) QFN with exposed pad - thermally enhanced for high-current phase extension; GND-connected pad mandatory for thermal performance. |
| Quiescent Current | 1.1mA (RUN pins low) / 2.6mA (RUN pins at 3.3V) - low bias consumption supports efficient standby in multi-controller systems. |
Pinout & Package
Package: 24-lead (4mm × 4mm) plastic QFN (UF), exposed pad (Pin 25) soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISENSE0+, ISENSE1+ | Current sense comparator positive inputs | Connect to DCR network or RSENSE high-side node; enable lossless or precision inductor current sensing per channel. |
| ISENSE0−, ISENSE1− | Current sense comparator negative inputs | Connect to DCR network or RSENSE low-side node; differential sensing ensures accurate peak current detection. |
| RUN0, RUN1 | Channel enable inputs | Logic-high (>2.0V) enables corresponding PWM channel; tied to LTC3887-1 RUN outputs for coordinated startup/shutdown. |
| MODE0, MODE1 | CCM/DCM mode select | Pull >2V for forced continuous conduction; default DCM when floating (500kΩ internal pull-down). |
| ITH0, ITH1 | Current threshold control inputs | Driven by master controller's ITH outputs; sets per-channel peak inductor current for precise inter-chip current sharing. |
| ILIM | Current range select | GND = both channels low range (50mV max); INTVCC = both high range (75mV max); resistor dividers enable asymmetric range setup. |
| SYNC | External clock synchronization input | Falling-edge triggered; locks internal oscillator to master's clock; eliminates beat frequencies and reduces input capacitor RMS stress. |
| PHASMD | Phase offset programming | Voltage level (GND, 1/3, 2/3, or full INTVCC) selects 0°–300° phase shift between PWM0/PWM1 and SYNC reference. |
| PWM0, PWM1 | Top-gate drive outputs | Three-state compatible; drive external gate drivers, DrMOS, or discrete MOSFETs; swing referenced to VCC0/VCC1. |
| INTVCC | Internal 5V regulator output | Supplies core logic; requires ≥4.7µF low-ESR capacitor; not short-circuit protected-overload risks functional failure. |
| EXTVCC | External auxiliary supply input | Enables alternate 5V LDO when VIN >6.5V and EXTVCC >4.8V; accepts 5V–14V rails to improve efficiency in high-VIN systems. |
| VIN | Main input supply | Bypass with 0.1µF–1µF ceramic capacitor; powers internal LDO and enables EXTVCC switchover logic. |
| FAULT0, FAULT1 | Master-initiated fault response inputs | Pulled low by master GPIO during fault events; forces corresponding PWM into three-state to disable power stage safely. |
| FREQ | Free-running frequency set | 10µA sink; resistor to GND programs default frequency (100–1000kHz); ensures stable operation before SYNC lock. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel PolyPhase slave architecture | Enables scalable current delivery by cascading with LTC3887-1; supports 2-, 4-, or 6-phase configurations without added I²C overhead. |
| Coherent phase alignment via PHASMD | Four discrete phase-offset settings (0°–300°) allow optimal interleaving to minimize input/output ripple and EMI in multi-phase layouts. |
| Pin-selectable CCM/DCM operation | Independent MODE0/MODE1 control per channel enables mixed-mode operation-e.g., CCM for main rail, DCM for auxiliary rail-to optimize light-load efficiency. |
| Matched current limit programming | ILIM pin supports four configurations (GND, 1/3, 2/3, INTVCC) to align slave current thresholds precisely with master's MFR_PWM_MODE register for robust overcurrent coordination. |
| EXTVCC-enabled power efficiency | Switches INTVCC regulation from VIN to external 5V/12V rail when conditions met-reducing self-heating by up to 40% in 24V+ input systems. |
Applications
| Telecom Power Shelf | Industrial PLC CPU Core Supply |
|---|---|
|
Use Scenario: High-density 48V-to-1.8V/3.3V conversion in carrier-grade power shelves requiring >100A total output with strict transient response. IC Role / Device Role / Timing Role: LTC3870EUF-1#TRPBF acts as slave phase extender synchronized to LTC3887-1 master; provides second 2-phase leg for 4-phase interleaved topology. Use Value: Enables 50% reduction in input capacitor RMS current versus single-phase design, lowering thermal stress and extending capacitor lifetime in 24/7 operation. |
Use Scenario: Programmable logic controller (PLC) central processing unit requiring tightly regulated 1.2V @ 60A with <±1% load regulation and fast 10A/µs transient recovery. IC Role / Device Role / Timing Role: LTC3870EUF-1#TRPBF serves as current-sharing slave in 3-phase configuration (1 master + 2 slaves), enforcing matched per-phase current under dynamic loads. Use Value: Achieves ±1.5% inter-phase current imbalance across full load range-critical for thermal derating and MOSFET lifetime in fanless industrial enclosures. |
| High-Power GPU Server VRM | Medical Imaging Power Module |
|
Use Scenario: Multi-rail voltage regulation module (VRM) for AI accelerator cards needing 0.8V @ 400A with sub-100ns transient response and phase redundancy. IC Role / Device Role / Timing Role: LTC3870EUF-1#TRPBF operates as redundant slave channel in 6-phase system (2 LTC3887-1 masters + 2 LTC3870EUF-1#TRPBF slaves), providing fault-isolated phase extension. Use Value: Supports seamless phase shedding during thermal throttling-maintaining regulation while reducing switching losses by 30% at 40% load. |
Use Scenario: CT scanner subsystem requiring ultra-low-noise 3.3V/5V supplies for analog front-end and FPGA logic, with zero audible noise and <10mVpp ripple. IC Role / Device Role / Timing Role: LTC3870EUF-1#TRPBF configured in forced CCM (MODE pins high) drives low-ESR ceramic output caps; phase-shifted PWM minimizes beat frequencies. Use Value: Reduces conducted EMI by 12dB in 100kHz–10MHz band compared to non-interleaved designs-meeting IEC 60601-2-63 immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase slave controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3870IUF-1#TRPBF | Same silicon, extended –40°C to 125°C guaranteed temp grade (vs. E-grade's 0°C to 85°C junction spec); identical pinout and electrical specs. | Required for applications demanding full industrial temp validation (e.g., outdoor base stations, factory automation). | Select LTC3870IUF-1#TRPBF when full –40°C to 125°C operation must be production-guaranteed-not just assured by design. |
| LTC3870EUF#TRPBF | Omits "-1" suffix; corresponds to earlier revision with different PHASMD mapping (0°/180° only) and no ILIM asymmetry support; not functionally compatible with LTC3887-1. | Legacy use only; cannot replace LTC3870EUF-1#TRPBF in new designs due to missing phase-shift granularity and current-range flexibility. | Avoid LTC3870EUF#TRPBF-LTC3870EUF-1#TRPBF is the only revision qualified for interoperability with LTC3887-1 in production systems. |
Compared with LTC3870IUF-1#TRPBF, the LTC3870EUF-1#TRPBF offers identical functionality but with relaxed temperature validation-suitable for cost-sensitive commercial applications where full industrial grading isn't required. Unlike the obsolete LTC3870EUF#TRPBF, the LTC3870EUF-1#TRPBF provides full PHASMD resolution and ILIM programmability essential for modern digital power systems.
Availability
LTC3870EUF-1#TRPBF is available at Aetrix Electronics and suitable for telecom power shelves, industrial PLC CPU supplies, and high-power GPU server VRMs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC3870EUF-1#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, documentation, and manufacturing continuity for all Linear power ICs.
The LTC3870EUF-1#TRPBF belongs to Linear's PolyPhase® digital power management portfolio, engineered specifically to extend multiphase capability of master controllers like LTC3887-1 in high-current, high-efficiency DC/DC systems.
FAQ
What is the primary system role of the LTC3870EUF-1#TRPBF?
The LTC3870EUF-1#TRPBF functions exclusively as a PolyPhase® step-down slave controller-it does not regulate output voltage. Instead, it receives current command signals (ITH0/ITH1) and synchronization (SYNC) from a master controller like the LTC3887-1, enforcing precise per-phase current sharing while offloading voltage regulation and digital management to the master. This division of labor enables scalable, high-current power delivery without adding I²C address complexity.
Can the LTC3870EUF-1#TRPBF operate independently without a master controller?
No-the LTC3870EUF-1#TRPBF cannot operate standalone. It lacks internal voltage feedback, compensation, or PMBus interface. All critical functions-including output voltage setpoint, loop compensation, fault reporting, and digital configuration-are handled by the master controller (e.g., LTC3887-1). The LTC3870EUF-1#TRPBF relies on ITH, RUN, SYNC, and FAULT signals from that master; applying power without those connections results in undefined or non-functional behavior.
How does the PHASMD pin affect timing in a 4-phase system using LTC3870EUF-1#TRPBF?
In a 4-phase system (e.g., one LTC3887-1 + one LTC3870EUF-1#TRPBF), the PHASMD pin configures the relative phase offset between the slave's two PWM channels and the master's clock. For example, PHASMD = GND sets PWM0 at 180° and PWM1 at 0° relative to SYNC-creating a 0°/90°/180°/270° interleaved pattern across all four phases. This precise offset minimizes input capacitor RMS current and output voltage ripple, directly improving thermal performance and EMI compliance.
What happens if the EXTVCC pin is left unconnected on the LTC3870EUF-1#TRPBF?
If EXTVCC is left unconnected (or tied to GND), the LTC3870EUF-1#TRPBF defaults to powering INTVCC from VIN via its internal LDO. This is fully functional for VIN ≤15V. However, when VIN exceeds 15V, using EXTVCC (e.g., tied to a local 5V or 12V rail) reduces IC self-heating by bypassing the VIN-to-5V LDO dropout loss-lowering junction temperature by up to 25°C in 24V/48V input systems and improving long-term reliability.
Is the LTC3870EUF-1#TRPBF pin-compatible with the LTC3870EUF#TRPBF?
No-they are not pin-compatible in functional terms. While both use the same 24-pin QFN package, the LTC3870EUF#TRPBF (without "-1") is an obsolete revision with different PHASMD behavior (only 0°/180° phase options), no ILIM asymmetry support, and incompatible timing parameters. Using it in place of LTC3870EUF-1#TRPBF will cause incorrect phase alignment, failed current sharing, and potential system instability-despite identical physical pinout.
LTC3870EUF-1#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- PWM Signal
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 60V
- Frequency - Switching:
- 500kHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- No
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
LTC3870EUF-1#TRPBF FAQ
1.How can I place an order for LTC3870EUF-1#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3870EUF-1#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3870EUF-1#TRPBF reliable?
The price and inventory of LTC3870EUF-1#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3870EUF-1#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3870EUF-1#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3870EUF-1#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3870EUF-1#TRPBF?
LTC3870EUF-1#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3870EUF-1#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3870EUF-1#TRPBF?
For technical support, including LTC3870EUF-1#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3870EUF-1#TRPBF requirements.
6.How does Aetrix verify that LTC3870EUF-1#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3870EUF-1#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3870EUF-1#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3870EUF-1#TRPBF?
All LTC3870EUF-1#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3870EUF-1#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3870EUF-1#TRPBF part is unused and in its original packaging.
Return procedure for LTC3870EUF-1#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3870EUF-1#TRPBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

