Analog Devices Inc. LTC3870IUF-1#TRPBF
- Part No.:
- LTC3870IUF-1#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC3870IUF-1#TRPBF.pdf
- Description:
- IC REG CTRLR BUCK 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,138
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3870IUF-1#TRPBF from Analog Devices (formerly Linear Technology) is a PolyPhase® step-down slave controller designed for multiphase DC/DC conversion with digital power system management. It operates as a phase extender paired with the LTC3887-1 master, supports 2-phase to 6-phase configurations, delivers up to 40A per channel, features peak current mode control, and enables accurate inter-chip current sharing across high-current telecom and industrial power supplies.
For engineers reviewing the LTC3870IUF-1#TRPBF datasheet, LTC3870IUF-1#TRPBF pinout, LTC3870IUF-1#TRPBF application, or LTC3870IUF-1#TRPBF equivalent, key selection criteria include its 4.5V–60V input range, 0.5V–14V output voltage support (set by master), 100kHz–1MHz SYNC frequency compatibility, dual-channel PWM outputs with programmable phase shift, and ILIM-selectable 50mV/75mV current sense thresholds.
Technical Context
The LTC3870IUF-1#TRPBF implements a constant-frequency, peak current mode architecture synchronized via falling-edge-triggered SYNC input from an LTC3887-1 master. Its two independent channels (PWM0/PWM1) each feature dedicated ITH-controlled current comparators, MODE0/MODE1-selectable CCM/DCM operation, and PHASMD-programmable relative phase alignment (0°–300° in 60° steps).
It relies entirely on the master controller for voltage regulation and fault management-providing only current regulation per phase. Power is derived from INTVCC (5.0V LDO from VIN or EXTVCC), with EXTVCC support (5V–14V) enabling higher efficiency in high-VIN systems, and all internal logic operates within –40°C to 125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 60V - supports wide-input industrial and telecom rails; EXTVCC recommended above 15V to reduce thermal stress. |
| Output Voltage Range | 0.5V to 14V - set and regulated solely by master controller (e.g., LTC3887-1); slave provides current-matched phase contribution. |
| SYNC Frequency Range | 100kHz to 1MHz - enables precise multi-phase clock synchronization without external PLL components. |
| Current Sense Threshold | 50mV (low range) or 75mV (high range) - selected via ILIM pin; matches MFR_PWM_MODE register setting in master for balanced overcurrent protection. |
| Operating Temperature | –40°C to 125°C - fully specified and guaranteed (I-grade), suitable for harsh industrial and base station environments. |
| Package | 24-pin (4mm × 4mm) QFN with exposed thermal pad - requires soldered GND pad for thermal performance (θJC_BOT = 4.5°C/W). |
| Quiescent Current | 1.1mA (RUN pins low) / 2.6mA (RUN pins high) - enables low-power idle states during partial-phase operation. |
Pinout & Package
Package: 24-lead (4mm × 4mm) plastic QFN (UF), exposed pad (Pin 25) tied to GND and required for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISENSE0+, ISENSE1+ | Current sense comparator positive inputs | Connect to DCR network or RSENSE high-side node; enable lossless or precision current sensing per channel. |
| ISENSE0−, ISENSE1− | Current sense comparator negative inputs | Connect to DCR network or RSENSE low-side node; differential sensing rejects common-mode noise. |
| RUN0, RUN1 | Channel enable inputs | Logic-high (>2.0V) enables corresponding PWM channel; internally pulled down (500kΩ) for safe default-off state. |
| MODE0, MODE1 | CCM/DCM operation mode select | High (>2V) forces continuous conduction; low (<1.4V) enables discontinuous mode for light-load efficiency. |
| ITH0, ITH1 | Current threshold control inputs | Tied directly to master's ITH outputs; voltage sets per-channel peak inductor current for dynamic current sharing. |
| ILIM | Current sense range select | GND = both channels low range (50mV max); INTVCC = both high range (75mV max); resistor dividers enable mixed-range setups. |
| SYNC | External clock synchronization input | Falling-edge triggered; locks internal oscillator to master's clock; must not be left floating. |
| PHASMD | Phase offset programming input | Voltage divider (GND, 1/3, 2/3, or INTVCC) selects 0°–300° relative phase between SYNC and PWM outputs. |
| PWM0, PWM1 | Top-gate drive outputs | Three-state compatible; swing from GND to VCC0/VCC1; drive external gate drivers, DrMOS, or discrete MOSFETs. |
| VCC0, VCC1 | PWM driver supply rails | Decoupled with 0.1µF ceramic; can be tied to INTVCC or powered separately for optimized gate drive strength. |
| INTVCC | Internal 5.0V regulator output | Supplies core logic; bypass with ≥4.7µF low-ESR capacitor; not short-circuit protected. |
| EXTVCC | External auxiliary supply input | Enables alternate 5.0V LDO when >4.8V and VIN >6.5V; improves efficiency in high-input-voltage systems. |
| FAULT0, FAULT1 | Master-initiated fault response inputs | Driven high by master GPIO for normal operation; pulled low disables PWM output (three-state). |
| FREQ | Free-running oscillator programming | 10µA current source; resistor-to-GND sets default frequency (100–1000kHz) before SYNC lock. |
| VIN | Main input supply | Bypass with 0.1–1µF ceramic; powers INTVCC LDO and internal circuitry. |
| GND (Pins 16 & 25) | Signal and thermal ground | Exposed pad (Pin 25) must be soldered to PCB ground plane for thermal dissipation and noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| PolyPhase® slave architecture | Enables seamless cascade with LTC3887-1 master-no additional I²C address, full programmability, and shared fault protection. |
| Accurate inter-chip current sharing | Peak current mode + synchronized ITH inputs ensure ±3% current matching across phases and multiple ICs. |
| Programmable phase alignment | PHASMD pin selects four discrete phase offsets (0°, 60°, 120°, 180° relative shifts) to minimize input/output ripple in multi-phase designs. |
| Dual-mode CCM/DCM operation | Pin-selectable per channel-DCM maximizes light-load efficiency; CCM ensures low output ripple and audio-noise immunity. |
| Robust power supply flexibility | Supports dual-source INTVCC (VIN or EXTVCC), enabling efficient operation across 5V to 60V input systems without external regulators. |
Applications
| Telecom Base Station Power | Industrial PLC CPU Core Supply |
|---|---|
Use Scenario: High-current, tightly regulated 1.8V/3.3V rails for FPGA and ASIC cores in 5G remote radio units. IC Role / Device Role / Timing Role: Slave controller providing second and third phases in a 4-phase LTC3887-1 + LTC3870IUF-1#TRPBF converter. Use Value: Enables 80A+ total output with <±3% inter-phase current imbalance and <200mV load transient deviation at 20A/µs slew rate. | Use Scenario: Distributed 12V-to-3.3V/1.2V conversion for redundant CPU modules in factory automation controllers. IC Role / Device Role / Timing Role: Phase-extending slave in a 3-phase configuration with independent RUN control for hot-swap capability. Use Value: Delivers fault-isolated phase redundancy and coordinated soft-start via master-driven RUN0/RUN1 sequencing. |
| High-Power Network Switch ASIC | Medical Imaging Power Subsystem |
Use Scenario: Multi-rail, high-density power delivery for 16nm switch ASICs requiring 0.8V@60A with <1% voltage tolerance. IC Role / Device Role / Timing Role: Dual-channel slave managing parallel DrMOS power blocks under LTC3887-1 master supervision. Use Value: Achieves <93% full-load efficiency at 12V input via EXTVCC-powered INTVCC and DCR current sensing. | Use Scenario: Low-noise, high-reliability 5V-to-1.0V conversion for analog front-end ADCs and timing circuits in MRI subsystems. IC Role / Device Role / Timing Role: CCM-mode slave in a 2-phase design synchronized to master's low-jitter clock for EMI control. Use Value: Reduces input RMS current by 75% vs. single-phase, lowering capacitor stress and conducted emissions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase slave controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3870EUF-1#TRPBF | E-grade (0°C to 85°C), identical pinout, electrical specs, and functional behavior. | Not rated for extended temperature industrial or telecom deployments. | Select only for commercial-temperature applications where cost sensitivity outweighs thermal margin requirements. |
| ISL68221IRAZ-T7A | Single-channel, PMBus-compliant, integrated MOSFET driver; no PHASMD or ILIM pin; different current sensing architecture. | Requires redesign of layout, feedback, and communication interface; lacks native LTC3887-1 interoperability. | Consider only for new designs targeting Renesas digital power ecosystem-not as drop-in replacement. |
Compared with LTC3870EUF-1#TRPBF, the LTC3870IUF-1#TRPBF guarantees full –40°C to 125°C operation and is validated for telecom base station thermal profiles; versus ISL68221IRAZ-T7A, it offers direct LTC3887-1 plug-and-play integration, dual-channel symmetry, and hardware-programmable phase/current settings without firmware dependency.
Availability
LTC3870IUF-1#TRPBF is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, and high-performance computing power supplies requiring stable component supply, long-term lifecycle assurance, and guaranteed I-grade temperature performance.
Supply support for LTC3870IUF-1#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product continuity, technical documentation, and manufacturing for the LTC portfolio.
The LTC3870IUF-1#TRPBF belongs to the PolyPhase® digital power system management controller family, engineered specifically to extend phase count and current capacity in high-efficiency, multi-rail DC/DC systems for datacenter, telecom, and industrial applications.
FAQ
What is the primary function of the LTC3870IUF-1#TRPBF in a power system?
The LTC3870IUF-1#TRPBF functions exclusively as a PolyPhase® step-down slave controller-it does not regulate output voltage. Instead, it precisely controls per-phase inductor current under command of a master controller (e.g., LTC3887-1), enabling accurate current sharing, phase synchronization, and scalable high-current delivery in multiphase buck converters. The LTC3870IUF-1#TRPBF relies on the master for voltage feedback, fault management, and configuration.
Can the LTC3870IUF-1#TRPBF operate independently without a master controller like the LTC3887-1?
No-the LTC3870IUF-1#TRPBF cannot operate autonomously. It lacks internal voltage reference, error amplifier, and PWM oscillator autonomy. All critical control signals-including ITH (current threshold), RUN (enable), SYNC (clock), and FAULT (protection)-must be driven by a compatible master such as the LTC3887-1. Without those inputs, the LTC3870IUF-1#TRPBF remains nonfunctional; its design assumes tightly coupled digital power system management.
How does the ILIM pin affect current sensing on the LTC3870IUF-1#TRPBF?
The ILIM pin on the LTC3870IUF-1#TRPBF selects the full-scale current sense threshold for both channels: GND sets 50mV (low range), INTVCC sets 75mV (high range), and resistor dividers enable asymmetric configurations (e.g., Channel 0 high / Channel 1 low). This setting must match the MFR_PWM_MODE_3887-1 register bit 7 in the master controller to ensure consistent overcurrent protection and current sharing across all phases in the LTC3870IUF-1#TRPBF-based system.
What is the role of the PHASMD pin, and what phase offsets does it support?
The PHASMD pin on the LTC3870IUF-1#TRPBF programs the relative phase relationship between the SYNC clock and each PWM output. With four valid states-GND, 1/3 INTVCC, 2/3 INTVCC (or float), and INTVCC-it configures PWM0/PWM1 phase offsets of (180°/0°), (60°/300°), (120°/240°), or (90°/270°), respectively. This enables optimal interleaving across 2-, 3-, 4-, or 6-phase topologies to minimize input/output ripple and EMI in the LTC3870IUF-1#TRPBF implementation.
Does the LTC3870IUF-1#TRPBF support both DCR and resistor-based current sensing?
Yes-the LTC3870IUF-1#TRPBF supports both inductor DCR sensing (via ISENSE0±/ISENSE1± differential inputs) and discrete RSENSE shunt sensing. DCR sensing eliminates power loss but requires compensation for copper tolerance; RSENSE provides higher accuracy at the cost of added I²R loss. For matched current sharing, the sensing method and component values must be identical between all master and slave controllers in the LTC3870IUF-1#TRPBF system.
LTC3870IUF-1#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- PWM Signal
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 60V
- Frequency - Switching:
- 500kHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- No
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Phase Control, Soft Start
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
LTC3870IUF-1#TRPBF FAQ
1.How can I place an order for LTC3870IUF-1#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3870IUF-1#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3870IUF-1#TRPBF reliable?
The price and inventory of LTC3870IUF-1#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3870IUF-1#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3870IUF-1#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3870IUF-1#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3870IUF-1#TRPBF?
LTC3870IUF-1#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3870IUF-1#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3870IUF-1#TRPBF?
For technical support, including LTC3870IUF-1#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3870IUF-1#TRPBF requirements.
6.How does Aetrix verify that LTC3870IUF-1#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3870IUF-1#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3870IUF-1#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3870IUF-1#TRPBF?
All LTC3870IUF-1#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3870IUF-1#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3870IUF-1#TRPBF part is unused and in its original packaging.
Return procedure for LTC3870IUF-1#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3870IUF-1#TRPBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

