Analog Devices Inc. LTC3874EUF-1#PBF
- Part No.:
- LTC3874EUF-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LTC3874EUF-1#PBF.pdf
- Description:
- IC REG CTRLR BUCK 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,499
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3874EUF-1#PBF from Analog Devices is a dual-phase PolyPhase® synchronous step-down slave controller designed for high-current multiphase DC/DC conversion. It operates with master controllers (e.g., LTC3884-1) to extend phase count up to 12, supports sub-milliohm DCR current sensing (down to 0.2 mΩ), delivers accurate phase-to-phase current sharing under dynamic loads, and targets 1.8 V/120 A telecom and datacom power rails.
For engineers reviewing the LTC3874EUF-1#PBF datasheet, LTC3874EUF-1#PBF pinout, LTC3874EUF-1#PBF application, or LTC3874EUF-1#PBF equivalent, key selection criteria include its 24-pin QFN package, 250 kHz–1 MHz PLL-synchronizable switching frequency, dual-channel independent RUN/MODE/FAULT control, and compatibility with DrMOS, external gate drivers, or discrete MOSFETs in high-efficiency, low-jitter power systems.
Technical Context
The LTC3874EUF-1#PBF implements a proprietary peak current mode control architecture where each channel's PWM duty cycle is determined by the master controller's ITH voltage, enabling precise current regulation without output voltage feedback. Its dedicated LOWDCR pin enables enhanced signal-to-noise ratio for sub-milliohm DCR sensing, while PHASMD and SYNC pins support programmable phase alignment (0°–300°) and external clock synchronization across up to 12 phases.
It features independent per-channel RUN0/RUN1 enable inputs, MODE0/MODE1 selectable CCM/DCM operation, and FAULT0/FAULT1 inputs that force PWM outputs into three-state on master fault detection. The device draws power from INTVCC (5.5 V internal LDO) or EXTVCC (bypass mode >4.7 V), with undervoltage lockout at 3.5 V (falling) / 3.8 V (rising).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 4.5 V to 38 V - supports wide-input industrial and telecom supplies without external biasing. |
| VOUT Range | Up to 3.5 V (LOWDCR = INTVCC) or 5.5 V (LOWDCR = GND) - sets usable output range based on DCR sensing mode. |
| fSW Range | 250 kHz to 1 MHz - adjustable via FREQ pin (10 µA sink) or synchronized via SYNC pin with PLL lock. |
| DCR Sensing | Down to 0.2 mΩ - enabled by LOWDCR pin high; improves efficiency and reduces switching jitter vs traditional sense resistors. |
| Current Sharing | Accurate phase-to-phase matching under transient loads - achieved via master-slave ITH voltage tracking and matched sensing paths. |
| Package | 24-lead (4 mm × 4 mm) QFN with exposed pad - thermal resistance θJC_BOT = 4.5°C/W for high-power dissipation. |
| Operating Temp | −40°C to +125°C junction - qualified for harsh environments in base station and server power applications. |
Pinout & Package
24-lead (4 mm × 4 mm) plastic QFN package with exposed ground pad (Pin 25), RoHS-compliant and lead-free. Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISENSE0+/ISENSE1+ | Current sense comparator (+) input | Connects to DCR network RC filter; common-mode range 0–3.5 V (LOWDCR = INTVCC) or 0–5.5 V (LOWDCR = GND). |
| ISENSE0−/ISENSE1− | Current sense comparator (−) input | Connected directly to VOUT node; forms Kelvin sense path for accurate inductor current measurement. |
| RUN0/RUN1 | Channel enable input | Logic high (>2.0 V) enables corresponding PWM channel; internal pull-down ensures safe shutdown during startup. |
| MODE0/MODE1 | CCM/DCM selection input | High (>2.0 V) forces continuous conduction mode; low (<1.4 V) enables discontinuous mode for light-load efficiency. |
| ITH0/ITH1 | Master-set current threshold input | Accepts master controller's ITH voltage to dynamically scale peak inductor current per channel. |
| FREQ | Switching frequency programming | 10 µA precision current sink; resistor to GND sets nominal fSW (e.g., 51 kΩ → 500 kHz). |
| SYNC | External clock synchronization input | Falling-edge triggered PLL input; locks internal oscillator to external clock within 250 kHz–1 MHz range. |
| PHASMD | Phase offset control | Voltage level selects relative phase between SYNC edge and PWM0/PWM1 (0°–300° in 60° steps). |
| PWM0/PWM1 | Top-gate drive outputs | Three-state compatible outputs driving external gate drivers, DrMOS, or discrete MOSFETs. |
| FAULT0/FAULT1 | Master fault indicator inputs | Low or floating state forces corresponding PWM into high-impedance mode for system-level fault response. |
| LOWDCR | Sub-milliohm DCR sensing enable | Internal 500 kΩ pull-up; logic high enables enhanced SNR architecture for <1 mΩ DCR sensing. |
| ILIM | Current limit range select | 4-level logic input (GND/INTVCC/1/3/2/3 INTVCC) sets high/low current threshold ranges per channel. |
Key Features
| Feature | Design Value |
|---|---|
| Sub-milliohm DCR sensing | Enables use of ultra-low-DCR inductors (≥0.2 mΩ) with 14 dB SNR improvement, reducing conduction loss and switching jitter. |
| Programmable phase alignment | Four PHASMD voltage levels set precise 60°-incremented phase offsets between channels and SYNC reference for optimal ripple cancellation. |
| Independent channel control | RUN0/RUN1, MODE0/MODE1, FAULT0/FAULT1 allow per-phase enable, conduction mode, and fault response without cross-talk. |
| Master-slave current sharing | ITH0/ITH1 inputs track master controller's current command voltage, ensuring matched peak currents across all phases under load transients. |
| Wide-frequency PLL synchronization | Integrated PLL locks to any external clock from 250 kHz to 1 MHz, enabling deterministic timing across multi-controller systems. |
Applications
| Telecom Base Station Power | Datacenter CPU/GPU VRMs |
|---|---|
Use Scenario: High-current 1.2 V/1.8 V supply for ASICs and FPGAs in 5G radio units requiring tight transient response and thermal headroom. IC Role / Device Role / Timing Role: Slave controller extending phase count of LTC3884-1 master to 8–12 phases, synchronizing PWM edges via SYNC and PHASMD for interleaved operation. Use Value: Enables 120 A output with <1% phase current imbalance and 95% peak efficiency using sub-milliohm DCR inductors and DrMOS integration. |
Use Scenario: Multiphase VRM for high-performance CPUs in cloud servers where input ripple reduction and EMI compliance are critical. IC Role / Device Role / Timing Role: Dual-channel slave managing two parallel power stages, with FAULT0/FAULT1 linked to master's fault bus for coordinated shutdown on overcurrent. Use Value: Reduces RMS input capacitor current by 75% vs single-phase design, lowering required capacitance and board area while maintaining <10 mV output ripple. |
| Industrial PLC Power Modules | AI Accelerator Board Power |
Use Scenario: Robust 3.3 V/50 A supply for programmable logic controllers operating in −40°C to +85°C ambient with long-term reliability requirements. IC Role / Device Role / Timing Role: Phase extender paired with LTC3875 master, using RUN0/RUN1 for staggered startup and MODE0/MODE1 for DCM operation at standby loads. Use Value: Achieves >92% efficiency at 10% load via DCM mode and maintains stable current sharing across temperature with ±0.4%/°C DCR compensation. |
Use Scenario: Compact 0.8 V/150 A supply for AI inference accelerators with strict layout constraints and high transient current demands (50 A/µs). IC Role / Device Role / Timing Role: Slave controller in 6-phase configuration with LTC3866 master, leveraging ITH0/ITH1 tracking and sub-milliohm DCR sensing for <500 ns load-step response. Use Value: Delivers <5 mV undershoot on 0–100 A load step while minimizing PCB copper loss through optimized phase interleaving and low-DCR magnetics. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase synchronous slave controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3874IUF-1#PBF | Identical functionality and pinout; rated for −40°C to +125°C junction temperature with full production testing across range. | Suitable for extended-temperature industrial and automotive under-hood applications where guaranteed performance at extremes is required. | Select when full temperature-range validation and production screening are mandatory; otherwise LTC3874EUF-1#PBF suffices for commercial-grade systems. |
| LTC3875EUF#PBF | Single-channel master controller with integrated voltage loop; lacks SYNC/PHASMD and cannot operate as slave; no LOWDCR or ITH inputs. | Used as standalone master in 2-phase systems; not interoperable as slave replacement due to fundamental architecture difference. | Not a functional substitute; only relevant if redesigning from slave-based to master-only topology with reduced phase count and no DCR sensing requirement. |
Compared with LTC3874IUF-1#PBF, the LTC3874EUF-1#PBF offers identical electrical performance but with commercial-grade temperature assurance; compared with LTC3875EUF#PBF, it serves a fundamentally different role-slave extension versus master regulation-and cannot be interchanged without system-level rearchitecture.
Availability
LTC3874EUF-1#PBF is available at Aetrix Electronics and suitable for telecom base station power, datacenter VRMs, and industrial PLC power modules requiring stable component supply, long-lifecycle support, and traceable sourcing for high-reliability deployments.
Supply support for LTC3874EUF-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision power, signal chain, and RF applications.
The LTC3874EUF-1#PBF belongs to Analog Devices' Power by Linear™ multiphase controller family, engineered specifically for scalable, high-current DC/DC conversion in infrastructure and computing systems demanding accuracy, efficiency, and robust fault handling.
FAQ
What is the primary function of the LTC3874EUF-1#PBF in a power system?
The LTC3874EUF-1#PBF functions exclusively as a dual-phase synchronous step-down slave controller. It does not regulate output voltage independently; instead, it extends the phase count of a master controller (e.g., LTC3884-1) by accepting ITH voltage commands to regulate per-phase current, enabling accurate current sharing and high-current delivery up to 12 phases. The LTC3874EUF-1#PBF relies entirely on the master for voltage feedback and soft-start sequencing.
How does the LOWDCR pin affect the LTC3874EUF-1#PBF's current sensing capability?
The LOWDCR pin on the LTC3874EUF-1#PBF enables or disables its proprietary sub-milliohm DCR sensing architecture. When pulled high (e.g., tied to INTVCC), it activates enhanced signal-to-noise ratio circuitry allowing reliable operation with inductor DCR values as low as 0.2 mΩ. When pulled low, the LTC3874EUF-1#PBF reverts to conventional DCR sensing with higher current thresholds and extended VOUT range up to 5.5 V.
Can the LTC3874EUF-1#PBF operate without a master controller?
No, the LTC3874EUF-1#PBF cannot operate autonomously. It lacks voltage feedback, error amplifier, and soft-start circuitry - all essential for closed-loop voltage regulation. The LTC3874EUF-1#PBF requires a compatible master controller (e.g., LTC3884-1, LTC3875, LTC3877) to provide ITH voltage, RUN signals, and fault coordination. Attempting standalone use results in undefined behavior and no regulated output.
What are the absolute maximum ratings for VIN and INTVCC on the LTC3874EUF-1#PBF?
The absolute maximum rating for VIN on the LTC3874EUF-1#PBF is −0.3 V to 40 V, and for INTVCC it is −0.3 V to 6 V. Exceeding these limits risks permanent damage. INTVCC is internally regulated to 5.5 V (±250 mV) from VIN or EXTVCC; applying >6 V to INTVCC violates absolute maximum ratings and may destroy the internal LDO. The exposed pad (Pin 25) must be soldered to GND for thermal and electrical safety.
How does the PHASMD pin configure phase relationships in the LTC3874EUF-1#PBF?
The PHASMD pin on the LTC3874EUF-1#PBF selects one of four discrete phase offsets between the SYNC reference edge and the rising edges of PWM0/PWM1. With PHASMD = GND, PWM0 leads by 180° and PWM1 aligns to 0°; at PHASMD = INTVCC, offsets shift to 90° and 270° respectively. This programmability enables precise interleaving across multiple LTC3874EUF-1#PBF devices and masters to minimize input/output ripple in high-phase-count designs.
LTC3874EUF-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 38V
- Frequency - Switching:
- 250kHz ~ 1MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
LTC3874EUF-1#PBF FAQ
1.How can I place an order for LTC3874EUF-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3874EUF-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3874EUF-1#PBF reliable?
The price and inventory of LTC3874EUF-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3874EUF-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3874EUF-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3874EUF-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3874EUF-1#PBF?
LTC3874EUF-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3874EUF-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3874EUF-1#PBF?
For technical support, including LTC3874EUF-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3874EUF-1#PBF requirements.
6.How does Aetrix verify that LTC3874EUF-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3874EUF-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3874EUF-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3874EUF-1#PBF?
All LTC3874EUF-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3874EUF-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3874EUF-1#PBF part is unused and in its original packaging.
Return procedure for LTC3874EUF-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3874EUF-1#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

