Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > DC DC Switching Controllers

Analog Devices Inc. LTC3874IUF-1#PBF

Name: LTC3874IUF-1#PBF
Brand: Analog Devices Inc.
SKU: LTC3874IUF-1#PBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC3874IUF-1#PBF

Manufacturer:: Analog Devices Inc.

Category:: DC DC Switching Controllers

Package:: 24-WFQFN Exposed Pad

Datasheet:: LTC3874IUF-1#PBF.pdf

Description:: IC REG CTRLR BUCK 24QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,597

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC3874IUF-1#PBF from Analog Devices is a dual-phase PolyPhase® synchronous step-down slave controller designed for high-current multiphase DC/DC conversion. It operates with master controllers (e.g., LTC3884-1) to extend phase count up to 12, supports sub-milliohm DCR current sensing (down to 0.2 mΩ), delivers accurate phase-to-phase current sharing under dynamic loads, and targets 1.8 V/120 A telecom and datacom power rails.

For engineers reviewing the LTC3874IUF-1#PBF datasheet, LTC3874IUF-1#PBF pinout, LTC3874IUF-1#PBF application, or LTC3874IUF-1#PBF equivalent, key selection criteria include its 24-pin 4 mm × 4 mm QFN package, 250 kHz–1 MHz PLL-synchronizable switching frequency, dual-channel independent RUN/MODE/FAULT control, sub-milliohm DCR sensing architecture, and compatibility with DrMOS, external gate drivers, or discrete MOSFETs.

Technical Context

The LTC3874IUF-1#PBF implements a proprietary peak current mode control loop synchronized to a master controller's ITH voltage, enabling precise per-phase current regulation without output voltage regulation. Its dual-channel architecture features independent PWM0/PWM1 outputs, programmable CCM/DCM operation via MODE0/MODE1, and phase-shift control via PHASMD pin with four discrete settings (0°, 60°, 120°, 90° relative to SYNC).

It integrates a 10 µA precision current source on FREQ for resistor-programmed frequency setting, a built-in PLL for synchronization to external clocks (250 kHz–1 MHz), and dedicated LOWDCR pin logic that reconfigures current sense threshold range and common-mode input limits-enabling robust sub-milliohm DCR sensing with 14 dB SNR improvement over conventional architectures.

Key Specifications

Parameter	Value and Actual Design Meaning
Topology	Dual-phase synchronous buck slave controller-requires companion master IC (e.g., LTC3884-1) for voltage regulation and system coordination.
Input Voltage Range	4.5 V to 38 V-supports wide-range industrial and telecom input supplies including 12 V and 48 V intermediate bus systems.
Switching Frequency	250 kHz to 1 MHz, PLL-synchronizable-enables EMI reduction via frequency dithering and input capacitor RMS current optimization across phases.
Current Sensing	Sub-milliohm DCR sensing down to 0.2 mΩ-achieved via LOWDCR-enabled architecture with 14 dB SNR gain, eliminating sense resistor conduction loss at high load.
Output Voltage Range	Up to 3.5 V (LOWDCR = INTVCC) or 5.5 V (LOWDCR = GND)-set by master controller; LTC3874IUF-1#PBF regulates only per-phase current.
Package	24-lead 4 mm × 4 mm QFN with exposed thermal pad-designed for high-power density layouts and efficient heat dissipation in multilayer PCBs.
Operating Temperature	–40°C to +125°C junction-qualified for industrial and extended-temperature embedded power applications.

Pinout & Package

24-lead (4 mm × 4 mm) plastic QFN package with exposed GND pad (Pin 25), rated for –40°C to +125°C operation. Thermal pad must be soldered to PCB ground plane for reliable power dissipation and noise immunity.

Pin	Circuit Role	Design Meaning
ISENSE0+, ISENSE1+	Current sense comparator (+) inputs	Connect to DCR filter network; common-mode range shifts between 0–3.5 V (LOWDCR = INTVCC) or 0–5.5 V (LOWDCR = GND).
ISENSE0−, ISENSE1−	Current sense comparator (−) inputs	Connect directly to VOUT node; forms Kelvin sense pair with ISENSE+ for accurate DCR measurement.
RUN0, RUN1	Channel enable inputs	Logic high (>2.0 V) enables corresponding PWM channel; internal pull-down ensures safe shutdown during power-up.
MODE0, MODE1	DCM/CCM mode select	High (>2.0 V) forces continuous conduction mode; low (<1.4 V) or floating enables discontinuous mode for light-load efficiency.
ITH0, ITH1	Current threshold control inputs	Driven by master controller's ITH output; sets per-phase peak inductor current and enables dynamic load current sharing.
PWM0, PWM1	Top-gate drive outputs	Three-state compatible signals driving external gate drivers, DrMOS, or discrete N-MOSFETs; swing referenced to VCC0/VCC1.
SYNC	External clock input	Falling-edge triggered PLL input-synchronizes switching frequency and phase alignment across all paralleled controllers.
PHASMD	Phase offset programming pin	Voltage-selectable (GND, 1/3×INTVCC, 2/3×INTVCC, INTVCC) sets 0°–300° relative phase shift between channels and SYNC reference.

Key Features

Feature	Design Value
Sub-milliohm DCR sensing	Enables use of ultra-low-DCR inductors (≥0.2 mΩ) with 14 dB SNR improvement-reducing conduction loss and improving full-load efficiency without added sense resistor power loss.
Programmable phase shift	Four discrete phase offsets (0°, 60°, 120°, 90°) set via PHASMD voltage-ensures optimal interleaving and input/output capacitor RMS current reduction in 4–12 phase systems.
Master-slave fault propagation	FAULT0/FAULT1 inputs respond to master controller fault signals-immediately tri-states corresponding PWM outputs for coordinated system-level protection.
Independent channel control	RUN0/RUN1 and MODE0/MODE1 allow per-channel startup sequencing, CCM/DCM selection, and dynamic phase shedding-supporting adaptive power management.
Wide-frequency PLL synchronization	Locks to external clocks from 250 kHz to 1 MHz-enables deterministic EMI placement and seamless integration with multi-controller timing domains.

Applications

Telecom Intermediate Bus Converter	Datacenter VR13 Server Core Rail
Use Scenario: 48 V to 1.8 V, 120 A point-of-load conversion in 1U server chassis with strict thermal and EMI constraints. IC Role / Device Role / Timing Role: Slave controller extending LTC3884-1 master to 4-phase operation; provides per-phase current regulation, DCR-based sensing, and synchronized PWM timing. Use Value: Enables >95% efficiency at full load using 0.29 mΩ DCR inductors and reduces input capacitor RMS current by 75% versus single-phase design.	Use Scenario: High-transient CPU core supply requiring fast load-step response and tight current balance across multiple phases. IC Role / Device Role / Timing Role: Dual-channel slave managing two parallel phases under LTC3875 master control; delivers immediate ITH-driven current scaling and phase-aligned switching. Use Value: Achieves ±1.5% phase-to-phase current mismatch under 50 A/µs load transients-critical for VR13 compliance and processor stability.
Industrial FPGA Power Module	AI Accelerator Board Power Tree
Use Scenario: Compact 12 V input, 0.85 V/80 A rail for Xilinx UltraScale+ FPGA with prebias start-up and thermal derating requirements. IC Role / Device Role / Timing Role: LTC3874IUF-1#PBF operating in DCM at light load and CCM at full load under LTC3877 master control; manages RUN0/RUN1 sequencing and FAULT0 propagation. Use Value: Delivers >92% efficiency at 10% load (DCM) and >94% at full load (CCM), while supporting cold-start into prebiased output.	Use Scenario: Multi-rail power delivery for NVIDIA A100 GPU modules requiring independent 0.8 V, 1.2 V, and 1.8 V supplies with coordinated fault handling. IC Role / Device Role / Timing Role: One LTC3874IUF-1#PBF per rail as slave to separate LTC3884-1 masters; uses SYNC to align switching across rails and reduce system-wide EMI peaks. Use Value: Synchronized 500 kHz operation across three rails cuts total input ripple by 40% and simplifies EMI filter design for PCIe Gen4-compliant boards.

Telecom Intermediate Bus Converter

Datacenter VR13 Server Core Rail

Use Scenario: 48 V to 1.8 V, 120 A point-of-load conversion in 1U server chassis with strict thermal and EMI constraints.

IC Role / Device Role / Timing Role: Slave controller extending LTC3884-1 master to 4-phase operation; provides per-phase current regulation, DCR-based sensing, and synchronized PWM timing.

Use Value: Enables >95% efficiency at full load using 0.29 mΩ DCR inductors and reduces input capacitor RMS current by 75% versus single-phase design.

Use Scenario: High-transient CPU core supply requiring fast load-step response and tight current balance across multiple phases.

IC Role / Device Role / Timing Role: Dual-channel slave managing two parallel phases under LTC3875 master control; delivers immediate ITH-driven current scaling and phase-aligned switching.

Use Value: Achieves ±1.5% phase-to-phase current mismatch under 50 A/µs load transients-critical for VR13 compliance and processor stability.

Industrial FPGA Power Module

AI Accelerator Board Power Tree

Use Scenario: Compact 12 V input, 0.85 V/80 A rail for Xilinx UltraScale+ FPGA with prebias start-up and thermal derating requirements.

IC Role / Device Role / Timing Role: LTC3874IUF-1#PBF operating in DCM at light load and CCM at full load under LTC3877 master control; manages RUN0/RUN1 sequencing and FAULT0 propagation.

Use Value: Delivers >92% efficiency at 10% load (DCM) and >94% at full load (CCM), while supporting cold-start into prebiased output.

Use Scenario: Multi-rail power delivery for NVIDIA A100 GPU modules requiring independent 0.8 V, 1.2 V, and 1.8 V supplies with coordinated fault handling.

IC Role / Device Role / Timing Role: One LTC3874IUF-1#PBF per rail as slave to separate LTC3884-1 masters; uses SYNC to align switching across rails and reduce system-wide EMI peaks.

Use Value: Synchronized 500 kHz operation across three rails cuts total input ripple by 40% and simplifies EMI filter design for PCIe Gen4-compliant boards.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-phase synchronous slave controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LTC3874EUF-1#PBF	Same silicon, commercial temperature grade (0°C to 85°C) vs industrial (–40°C to 125°C); identical pinout, specs, and functionality.	Suitable for lab validation and non-extended-environment prototypes where ambient temperature remains <85°C.	Select LTC3874IUF-1#PBF for production in telecom/datacom equipment, industrial automation, or outdoor-deployed hardware.
LTC3875IUFD#PBF	Single-channel, 4-phase capable master controller-not a slave; includes integrated voltage feedback, PMBus interface, and digital configuration.	Replaces master-slave topology with fully autonomous 4-phase solution; eliminates need for external master but requires different layout and firmware support.	Choose LTC3875IUFD#PBF only when replacing entire control architecture; LTC3874IUF-1#PBF remains optimal for scalable phase extension with existing master designs.

Compared with LTC3874EUF-1#PBF, the LTC3874IUF-1#PBF offers guaranteed performance over –40°C to 125°C, critical for base station RF power stages and industrial edge AI inference units. Versus LTC3875IUFD#PBF, it preserves legacy master-based designs while adding phase count-avoiding firmware revalidation and layout redesign.

Availability

LTC3874IUF-1#PBF is available at Aetrix Electronics and suitable for telecom intermediate bus converters, datacenter VR13 core rails, and industrial FPGA power modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LTC3874IUF-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving precision instrumentation, communications, and industrial markets.

The LTC3874IUF-1#PBF belongs to Linear's PolyPhase® multiphase controller family, engineered specifically for high-current, low-voltage DC/DC conversion in space-constrained infrastructure equipment where efficiency, thermal management, and phase scalability are critical.

FAQ

What is the primary function of the LTC3874IUF-1#PBF in a power system?

The LTC3874IUF-1#PBF functions exclusively as a dual-phase synchronous step-down slave controller-it does not regulate output voltage. Instead, it receives ITH voltage and RUN/FAULT signals from a master controller (e.g., LTC3884-1) to precisely regulate per-phase inductor current, enabling accurate current sharing and phase extension in multiphase systems. The LTC3874IUF-1#PBF relies entirely on the master for voltage feedback, soft-start, and fault management.

How does the LOWDCR pin affect current sensing and output voltage range in the LTC3874IUF-1#PBF?

The LOWDCR pin on the LTC3874IUF-1#PBF selects between two current sensing modes: when pulled high (to INTVCC), it enables sub-milliohm DCR sensing with 0–3.5 V common-mode input range and lower current sense thresholds; when pulled low (to GND), it disables sub-milliohm mode, extends the common-mode range to 0–5.5 V, and increases current limit thresholds by 2.5×. Critically, LOWDCR = INTVCC restricts maximum VOUT to 3.5 V, while LOWDCR = GND allows up to 5.5 V-both ranges are enforced by internal logic in the LTC3874IUF-1#PBF.

Can the LTC3874IUF-1#PBF operate without a master controller?

No-the LTC3874IUF-1#PBF cannot operate autonomously. It lacks voltage feedback circuitry, error amplifier, and reference-its PWM outputs, current regulation, and protection rely entirely on external signals: ITH0/ITH1 for current command, RUN0/RUN1 for enable, FAULT0/FAULT1 for shutdown, and SYNC for timing. Attempting standalone operation results in undefined behavior; the LTC3874IUF-1#PBF must be paired with a compatible master such as LTC3884-1, LTC3875, or LTC3774.

What are the absolute maximum ratings for VIN and INTVCC on the LTC3874IUF-1#PBF?

The absolute maximum rating for VIN on the LTC3874IUF-1#PBF is −0.3 V to 40 V; exceeding 40 V risks permanent damage. For INTVCC, the absolute maximum is −0.3 V to 6 V, with recommended operating range 5.25 V to 5.75 V. INTVCC is internally regulated from VIN (via LDO) or EXTVCC (when >4.7 V and VIN >7 V); applying >6 V to INTVCC-even briefly-can degrade the internal regulator and compromise long-term reliability of the LTC3874IUF-1#PBF.

How does the PHASMD pin configure phase relationships in the LTC3874IUF-1#PBF?

The PHASMD pin on the LTC3874IUF-1#PBF sets relative phase offsets between PWM0/PWM1 and the external SYNC clock using four discrete voltage levels: GND (0°/180°), 1/3×INTVCC (60°/300°), 2/3×INTVCC or floating (120°/240°), and INTVCC (90°/270°). These settings determine interleaving angles to minimize input/output ripple-e.g., PHASMD = GND configures PWM0 at 180° and PWM1 at 0° relative to SYNC falling edge, achieving ideal 180° phase separation for 2-phase operation. This mapping is fixed in silicon and verified per LTC3874IUF-1#PBF datasheet Table 1.

LTC3874IUF-1#PBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: PolyPhase®

Package/Case:: 24-WFQFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Output Type:: Transistor Driver

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Number of Outputs:: 2

Output Phases:: 2

Voltage - Supply (Vcc/Vdd):: 4.5V ~ 38V

Frequency - Switching:: 250kHz ~ 1MHz

Duty Cycle (Max):: -

Synchronous Rectifier:: Yes

Clock Sync:: Yes

Serial Interfaces:: -

Control Features:: Current Limit, Enable, Frequency Control, Phase Control

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-QFN (4x4)

LTC3874IUF-1#PBF FAQ

1.How can I place an order for LTC3874IUF-1#PBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC3874IUF-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC3874IUF-1#PBF reliable?

The price and inventory of LTC3874IUF-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3874IUF-1#PBF is usually 5 days.

3.What payment methods are accepted for LTC3874IUF-1#PBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3874IUF-1#PBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC3874IUF-1#PBF?

LTC3874IUF-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC3874IUF-1#PBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC3874IUF-1#PBF?

For technical support, including LTC3874IUF-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3874IUF-1#PBF requirements.

6.How does Aetrix verify that LTC3874IUF-1#PBF is sourced from the original manufacturer or authorized distributors?

All LTC3874IUF-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3874IUF-1#PBF meets industry standards.

7.What is the process for return or replacement of LTC3874IUF-1#PBF?

All LTC3874IUF-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3874IUF-1#PBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC3874IUF-1#PBF part is unused and in its original packaging.

Return procedure for LTC3874IUF-1#PBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…