My Inquiry
My Account
Analog Devices Inc. LTC3887EUJ-1#PBF
- Part No.:
- LTC3887EUJ-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC3887EUJ-1#PBF.pdf
- Description:
- IC REG CTRLR BUCK PMBUS 40QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,078
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3887EUJ-1#PBF from Analog Devices is a dual-output, PolyPhase® synchronous step-down DC/DC controller with integrated N-channel MOSFET gate drivers and PMBus/I²C digital power system management. It delivers ±0.5% output voltage accuracy over temperature, supports 0.5V–5.5V VOUT range per channel, operates from 4.5V–24V VIN, and enables precise telemetry readback (VIN, IIN, VOUT, IOUT, temperature, duty cycle, faults) in high-current server and telecom power systems.
For engineers reviewing the LTC3887EUJ-1#PBF datasheet, LTC3887EUJ-1#PBF pinout, LTC3887EUJ-1#PBF application, or LTC3887EUJ-1#PBF equivalent, this device is selected for digitally managed, multi-phase buck regulation requiring accurate current sharing, fault logging with ECC, remote differential sensing, and AEC-Q100-compliant operation up to 125°C junction temperature.
Technical Context
The LTC3887EUJ-1#PBF implements an analog current-mode control loop with constant-frequency PWM, supporting up to six-phase interleaving via SHARE_CLK and precise phase alignment (0°–300° programmable). Its integrated 16-bit ADC digitizes voltage, current, and temperature telemetry with 244µV LSB resolution for VOUT and ±1% total unadjusted error for IOUT readback.
Digital configuration is enabled through a PMBus-compliant interface with EEPROM storage (10,000 write cycles, 10-year retention), supporting programmable soft-start/stop, sequencing, margining, OV/UV thresholds, and frequency synchronization from 250kHz to 1MHz. The device features three-state PWM outputs (not gate drivers) for driving DrMOS power stages, distinguishing it from the LTC3887 (integrated drivers) and LTC3887-2 (34V VIN, no LDO).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 4.5V to 24V - supports wide-input industrial and telecom rails without external biasing |
| VOUT Range | 0.5V to 5.5V per channel - covers core, I/O, and auxiliary rail requirements in modern processors and FPGAs |
| Output Voltage Accuracy | ±0.5% over temperature - enables tight regulation margins for advanced digital loads |
| Minimum On-Time | 45ns - allows high-frequency operation with low-duty-cycle regulation (e.g., 1.0V@12V input at 500kHz) |
| PMBus Compliance | Fully compliant with SMBus 2.0 and PMBus 1.3 - ensures interoperability with industry-standard power management tools like LTpowerPlay |
| Telemetry Resolution | 16-bit ADC for VOUT/IOUT, 10-bit for VIN/duty cycle - provides high-fidelity real-time monitoring for predictive maintenance |
| EEPROM | Internal nonvolatile memory with ECC - stores configuration, fault logs, and calibration data across power cycles |
| AEC-Q100 Grade | Qualified for automotive applications (Grade E, –40°C to +125°C) - validated for under-hood and ADAS power systems |
Pinout & Package
Package: 40-lead (6mm × 6mm) plastic QFN with exposed GND pad (Pin 41), θJA = 33°C/W, θJC = 2.5°C/W, rated for –40°C to +125°C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply rail | Accepts 4.5V–24V; powers INTVCC regulator and internal circuitry |
| TG0, TG1 | Top-gate drive outputs | Three-state PWM signals (LTC3887-1 variant) for external DrMOS devices - not integrated gate drivers |
| BG0, BG1 | Bottom-gate drive outputs | Complementary three-state PWM signals synchronized with TGn for synchronous rectification control |
| VSENSE0+, VSENSE0− VSENSE1+, VSENSE1− |
Differential output voltage sense inputs | Enable remote sensing to reject PCB IR drop; support PolyPhase current sharing via dedicated feedback paths |
| ISENSE0+, ISENSE0− ISENSE1+, ISENSE1− |
Differential current sense inputs | Interface with low-side shunt resistors or DCR networks; full-scale range supports ±128A with 1mΩ sense resistor |
| SHARE_CLK | PolyPhase clock output | Drives clock input of additional LTC3887-x controllers to synchronize up to six phases with precise phase offset |
| SDA, SCL | PMBus/I²C bidirectional data/clock | Supports standard-mode (100kHz) and fast-mode (400kHz) communication; open-drain with 3mA sink capability |
| ALERT | Open-drain fault indicator | Asserts low on any detected fault (OV, UV, OC, OT); configurable via PMBus command MFR_FAULT_LOG |
| RUN0, RUN1 | Enable inputs per channel | Active-high logic; enable/disable each output independently; include 10µs digital filtering for noise immunity |
| GPIO0, GPIO1 | General-purpose I/O | Configurable as inputs or open-drain outputs; support custom sequencing, status reporting, or fault signaling |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent output control | Each channel fully programmable for voltage, current limit, soft-start, sequencing, and margining - eliminates need for discrete supervisors |
| Accurate PolyPhase current sharing | ±1% matching across up to six phases using SHARE_CLK and differential current sensing - ensures thermal balance in high-current designs |
| Digital servo mode | Real-time closed-loop correction of VOUT based on telemetry feedback - maintains ±0.5% accuracy despite load/transient variations |
| Fault logging with ECC | Stores timestamped fault events (OV, UV, OC, OT) in EEPROM with error-correcting code - enables root-cause analysis without external memory |
| Remote differential sensing | Dedicated VSENSE/ISENSE pins per channel with 41kΩ/37kΩ input resistance - rejects PCB trace resistance up to 10mΩ for precision regulation |
| Configurable frequency sync | Accepts external SYNC signal (250kHz–1MHz) or generates internal clock; phase offsets programmable in 30° increments - simplifies EMI reduction |
Applications
| Server VR13/VR14 Core Power | Telecom 48V Intermediate Bus Converter |
|---|---|
|
Use Scenario: Regulating CPU/GPU core voltage (0.7V–1.3V) from 12V intermediate bus in dual-processor servers with dynamic load steps >100A/µs. IC Role / Device Role / Timing Role: Dual-output PolyPhase controller managing two independent 3+3 phase banks; uses SHARE_CLK for inter-controller synchronization and digital servo to maintain <±5mV droop during 50A transients. Use Value: Enables compliance with Intel VR13/VR14 specifications including precise current reporting, margining, and black-box fault logging required for datacenter qualification. |
Use Scenario: Converting 48V telecom rectified input to 3.3V/12V rails for line cards and packet processing units with strict efficiency and thermal targets. IC Role / Device Role / Timing Role: Primary controller for 3.3V output (20A) and secondary for 12V standby rail; leverages PMBus telemetry to monitor input current derating and thermal foldback. Use Value: Reduces BOM count by integrating EEPROM, ADC, and sequencing logic - eliminates external DACs, supervisors, and fault recorders. |
| Automotive ADAS Domain Controller | Industrial PLC I/O Module Power |
|
Use Scenario: Powering vision processor SoCs and radar MMICs in AEC-Q100 qualified domain controllers where junction temperature exceeds 105°C. IC Role / Device Role / Timing Role: Dual-channel controller delivering 1.0V@15A and 1.8V@10A with remote sensing; uses internal temperature sensor and external TSNS pins for dual-point thermal monitoring. Use Value: AEC-Q100 qualification and 125°C operation ensure reliability in engine bay proximity; fault logging supports ISO 26262 diagnostic coverage. |
Use Scenario: Generating isolated 5V and 24V rails for analog I/O conditioning and fieldbus communication in modular PLC backplanes with variable ambient temperatures. IC Role / Device Role / Timing Role: Configured for sequenced startup (5V first, then 24V) with programmable ramp rates; monitors input undervoltage to initiate graceful shutdown during brownouts. Use Value: Digital configuration via PMBus allows field-updatable voltage setpoints and fault thresholds - avoids hardware revisions for different customer configurations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital DC/DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3887EUJ#PBF | Integrated N-channel gate drivers; supports direct connection to discrete MOSFETs; no three-state PWM outputs | Better suited for discrete power stage designs requiring high-current gate drive (e.g., >60A per phase) | Select when gate driver strength and layout simplicity outweigh need for DrMOS compatibility |
| LTC3887EUJ-2#PBF | Wider 4.5V–34V VIN range; no internal LDO; EXTVCC pin for external bias; higher absolute max ratings | Required for 28V or 32V intermediate bus applications (e.g., industrial automation, military) | Select when input voltage exceeds 24V or when external biasing improves efficiency at light load |
Compared with LTC3887EUJ#PBF and LTC3887EUJ-2#PBF, the LTC3887EUJ-1#PBF uniquely balances DrMOS compatibility, automotive qualification, and integrated telemetry - making it optimal for space-constrained, high-reliability systems where discrete MOSFETs are unnecessary and 24V VIN suffices.
Availability
LTC3887EUJ-1#PBF is available at Aetrix Electronics and suitable for server VR13/VR14 core power, telecom 48V intermediate bus converters, automotive ADAS domain controllers, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 compliance.
Supply support for LTC3887EUJ-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power, sensing, and connectivity solutions.
The LTC3887 family is part of Analog Devices' Power by Linear™ portfolio, designed specifically for digitally managed, high-efficiency multi-phase DC/DC conversion in demanding computing, networking, and automotive applications.
FAQ
What distinguishes LTC3887EUJ-1#PBF from LTC3887EUJ#PBF?
The LTC3887EUJ-1#PBF features three-state PWM outputs optimized for driving DrMOS power stages, whereas the LTC3887EUJ#PBF includes integrated N-channel gate drivers for discrete MOSFETs. Both share identical PMBus functionality, EEPROM, and telemetry capabilities, but the LTC3887EUJ-1#PBF lacks internal gate drivers and instead provides PWM signals compatible with integrated power stages like ISL99227 or TDA21472. This makes LTC3887EUJ-1#PBF ideal for compact, high-density designs where DrMOS integration reduces board area and thermal complexity.
Does LTC3887EUJ-1#PBF support AEC-Q100 qualification?
Yes, the LTC3887EUJ-1#PBF is AEC-Q100 qualified for automotive applications (Grade E, –40°C to +125°C junction temperature). This qualification covers stress testing for temperature cycling, humidity, mechanical shock, and ESD, ensuring reliability in under-hood and ADAS environments. The device's internal EEPROM with ECC, fault logging, and robust thermal monitoring (via TSNS0/TSNS1 pins) directly support ISO 26262 functional safety requirements for power management in automotive systems.
How does LTC3887EUJ-1#PBF achieve ±0.5% output voltage accuracy?
The LTC3887EUJ-1#PBF achieves ±0.5% output voltage accuracy over temperature through a combination of on-chip trimming, auto-zeroing ADC-based servo correction, and high-precision reference circuitry. During operation, the integrated 16-bit ADC continuously measures VOUT via differential sense inputs, compares it to the digitally programmed setpoint, and adjusts the PWM duty cycle in real time. This digital servo loop compensates for resistor tolerance, thermal drift, and load-induced errors - maintaining accuracy without external calibration components.
Can LTC3887EUJ-1#PBF manage more than two output phases?
Yes, the LTC3887EUJ-1#PBF supports up to six interleaved phases using its SHARE_CLK output and PolyPhase current-sharing architecture. By connecting the SHARE_CLK pin to the SYNC input of additional LTC3887-x controllers (e.g., LTC3887-1 or LTC3887-2), designers can synchronize multiple devices with programmable phase offsets (0°–300° in 30° steps). Each controller manages its own output pair while sharing current-sense and timing information - enabling scalable, thermally balanced high-current solutions beyond dual-phase limits.
What telemetry data can be read back from LTC3887EUJ-1#PBF via PMBus?
The LTC3887EUJ-1#PBF provides comprehensive real-time telemetry via PMBus, including input voltage (VIN), input current (IIN), output voltages (VOUT0/VOUT1), output currents (IOUT0/IOUT1), internal die temperature, external temperatures (via TSNS0/TSNS1), duty cycle, and fault status (OV, UV, OC, OT, timing faults). All values are digitized by the integrated 16-bit ADC with specified accuracy (e.g., ±0.5% for VOUT, ±1% for IOUT), and fault events are logged with timestamps in internal EEPROM for post-failure analysis.
LTC3887EUJ-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 24V
- Frequency - Switching:
- 250kHz ~ 1MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- I2C, PMBus
- Control Features:
- Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
LTC3887EUJ-1#PBF FAQ
1.How can I place an order for LTC3887EUJ-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3887EUJ-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3887EUJ-1#PBF reliable?
The price and inventory of LTC3887EUJ-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3887EUJ-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC3887EUJ-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3887EUJ-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3887EUJ-1#PBF?
LTC3887EUJ-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3887EUJ-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3887EUJ-1#PBF?
For technical support, including LTC3887EUJ-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3887EUJ-1#PBF requirements.
6.How does Aetrix verify that LTC3887EUJ-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3887EUJ-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3887EUJ-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC3887EUJ-1#PBF?
All LTC3887EUJ-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3887EUJ-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3887EUJ-1#PBF part is unused and in its original packaging.
Return procedure for LTC3887EUJ-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3887EUJ-1#PBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
