Analog Devices Inc. LTC3887EUJ-2#TRPBF
- Part No.:
- LTC3887EUJ-2#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC3887EUJ-2#TRPBF.pdf
- Description:
- DUAL OUTPUT POLYPHASE STEP-DOWN
- Quantity:
- Payment:

- Shipping:

Inventory:4,281
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3887EUJ-2#TRPBF from Analog Devices is a dual-output, PolyPhase® synchronous step-down DC/DC controller with integrated N-channel MOSFET gate drivers, PMBus/I²C digital power system management, and AEC-Q100 qualification for automotive use. It delivers ±0.5% output voltage accuracy over temperature, supports 4.5V–34V input, and regulates two independent outputs from 0.5V to 5.5V with programmable sequencing, margining, and telemetry readback of VIN, IIN, VOUT, IOUT, temperature, duty cycle, and faults.
For engineers reviewing the LTC3887EUJ-2#TRPBF datasheet, LTC3887EUJ-2#TRPBF pinout, LTC3887EUJ-2#TRPBF application, or LTC3887EUJ-2#TRPBF equivalent, this device is selected for high-current distributed power systems requiring precise digital control, fault logging with ECC, remote differential sensing, and accurate current sharing across up to six phases in telecom, datacom, and automotive ADAS power rails.
Technical Context
The LTC3887EUJ-2#TRPBF implements an analog current-mode control loop with constant-frequency PWM, enabling stable regulation under fast load transients. Its integrated 16-bit ADC digitizes voltage, current, and temperature telemetry for real-time monitoring via PMBus commands, while internal EEPROM stores configuration, fault logs, and calibration data with error-correcting code (ECC).
It features dual-channel phase synchronization (250kHz–1MHz), programmable minimum on-time (45ns), and remote differential sense inputs for each output-enabling precise regulation in multi-phase, high-current applications where layout-induced IR drops must be rejected. The device supports EVENT-based sequencing and soft-start/stop with digital ramp control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 34V - supports wide-input industrial and automotive battery-supplied systems without external LDO pre-regulation. |
| Output Voltage Range | 0.5V to 5.5V per channel - covers core logic, memory, FPGA, and processor I/O rails with fine 12-bit resolution (0.6875mV LSB in low range). |
| Output Voltage Accuracy | ±0.5% over –40°C to 125°C - ensures stable regulation across full automotive junction temperature range without recalibration. |
| Switching Frequency | 250kHz to 1MHz - configurable via resistor or PMBus; enables optimization of efficiency vs. size in space-constrained designs. |
| Minimum On-Time | 45ns - allows high step-down ratios (e.g., 12V→1.0V at 1MHz) while maintaining controllable duty cycle and stability. |
| Digital Interface | PMBus v1.3/I²C compliant - supports standard commands for configuration, telemetry readback, fault reporting, and EEPROM store/restore. |
| Telemetry Resolution | 16-bit ADC for VOUT/IOUT, 10-bit for VIN/duty cycle, 0.25°C for temperature - enables high-fidelity power health monitoring and predictive maintenance. |
Pinout & Package
Package: 40-pin (6mm × 6mm) QFN with exposed thermal pad (Pin 41 = GND). RoHS-compliant, lead-free, and qualified per AEC-Q100 Grade 1 (–40°C to +125°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply rail | Accepts 4.5V–34V; powers INTVCC regulator and gate drivers; requires local 1µF ceramic decoupling. |
| TG0/TG1 | Top-gate drive outputs | High-side N-MOS driver outputs (–5V to 34V transient rating); drive external high-side FET gates directly. |
| BG0/BG1 | Bottom-gate drive outputs | Low-side N-MOS driver outputs (–0.3V to 6V); require bootstrap or charge-pump support for high-side FETs. |
| VSENSE0+/VSENSE0– VSENSE1+/VSENSE1– |
Differential output voltage sense | Enables Kelvin sensing for each output; rejects PCB trace resistance errors in high-current (>20A) PolyPhase designs. |
| ISENSE0+/ISENSE0– ISENSE1+/ISENSE1– |
Differential current sense inputs | Supports DCR or low-value shunt sensing; full-scale range ±128A with 1mΩ sense resistor and 16-bit resolution. |
| SDA/SCL | PMBus bidirectional data/clock | I²C-compatible interface (up to 400kHz); supports multi-device bus with write-protect (WP) and ALERT interrupt signaling. |
| RUN0/RUN1 | Enable inputs per channel | Active-high enable with 10µs digital filtering; controls startup timing and sequencing independently for each output. |
| GPIO0/GPIO1 | Configurable general-purpose I/O | Open-drain outputs or digital inputs with 3µs filtering; usable for status indication, fault signaling, or external sequencing coordination. |
| TSNS0/TSNS1 | External temperature sensor inputs | Analog inputs for NTC/PTC thermistors; enable board-level thermal monitoring with ±3°C accuracy over temperature. |
| SHARE_CLK | PolyPhase current-sharing clock | Drives external phase-interleaving clocks for up to six controllers; ensures precise phase alignment and balanced current sharing. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated gate drivers | Eliminates need for external driver ICs; supports direct drive of high-current N-MOSFETs with 30ns rise/fall times and 30ns dead-time control. |
| Internal EEPROM with ECC | Stores configuration, calibration, and fault logs with 10,000 write cycles and 10-year data retention; prevents corruption during power loss or reset. |
| Dual-channel telemetry | Simultaneous real-time readback of VIN, IIN, VOUT0/1, IOUT0/1, internal/external temperature, duty cycle, and fault flags via single PMBus transaction. |
| Accurate PolyPhase current sharing | Enables up to six-phase operation with <±3% current mismatch between phases - critical for >100A CPU/GPU VRMs in servers and ADAS ECUs. |
| Programmable soft-start/stop | Digital ramp control with user-defined slew rate and delay; prevents inrush current and enables controlled power-up/down sequences across multiple rails. |
| AEC-Q100 Grade 1 qualification | Validated for automotive under-hood and infotainment applications; includes extended temperature operation, ESD robustness, and lifetime reliability testing. |
Applications
| Telecom Base Station Power | Automotive ADAS Domain Controller |
|---|---|
|
Use Scenario: Regulating 1.8V/20A and 0.5V/20A rails for FPGA and high-speed SerDes in 5G macro base stations with strict thermal and efficiency requirements. IC Role / Device Role / Timing Role: Dual-output PolyPhase controller managing interleaved buck stages with synchronized switching and shared current sensing. Use Value: Achieves >92% peak efficiency at 500kHz, reduces thermal hotspots via phase interleaving, and enables remote telemetry for predictive maintenance. |
Use Scenario: Powering vision processor SoCs and radar MMICs in autonomous driving ECUs where rail sequencing, fault logging, and AEC-Q100 compliance are mandatory. IC Role / Device Role / Timing Role: Digital power manager coordinating startup of 1.0V core and 1.8V I/O rails with EVENT-triggered sequencing and VIN OV/UV protection. Use Value: Ensures safe power-up under cold-crank conditions (4.5V min), logs overtemperature events for diagnostic traceability, and supports firmware updates via PMBus. |
| Data Center GPU Voltage Regulator | Industrial PLC Power Management |
|
Use Scenario: Delivering tightly regulated 0.8V/60A and 1.2V/40A outputs to AI accelerators using six-phase parallel topology with remote sensing. IC Role / Device Role / Timing Role: Master PolyPhase controller synchronizing five slave controllers via SHARE_CLK and managing current balance across all phases. Use Value: Maintains <±2% current imbalance across six phases at full load, reducing per-phase RMS current and improving thermal margin by 15°C. |
Use Scenario: Managing redundant 3.3V and 5V system rails in programmable logic controllers with watchdog supervision and brownout recovery. IC Role / Device Role / Timing Role: Dual-channel supervisor providing programmable UV/OV thresholds, margining, and GPIO-driven fail-safe shutdown on fault detection. Use Value: Enables automatic reconfiguration after undervoltage event, logs fault history to EEPROM for root-cause analysis, and supports field firmware updates without hardware change. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital DC/DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3880IUJ#TRPBF | Lacks VIN up to 34V; max VIN = 24V; no EXTVCC support; lower VOUT resolution (10-bit vs 12-bit); no AEC-Q100 grade. | Suitable for non-automotive industrial systems with ≤24V input and less stringent telemetry accuracy. | Select LTC3880IUJ#TRPBF only when input voltage stays below 24V and AEC-Q100 qualification is unnecessary. |
| MP2960AGQ-10-Z | Single-output controller; no dual-channel telemetry; 8-bit ADC; no EEPROM; supports only SMBus (not full PMBus v1.3); no PolyPhase sharing clock. | Targeted at cost-sensitive, lower-complexity applications like SSD power supplies or embedded peripherals. | Choose MP2960AGQ-10-Z only for single-rail designs where digital telemetry depth and multi-phase scalability are not required. |
Compared with LTC3880IUJ#TRPBF and MP2960AGQ-10-Z, the LTC3887EUJ-2#TRPBF uniquely combines 34V input capability, AEC-Q100 qualification, dual 12-bit telemetry, internal EEPROM with ECC, and dedicated PolyPhase sharing infrastructure - making it the only option for high-reliability, multi-rail automotive and telecom power systems requiring full PMBus system management.
Availability
LTC3887EUJ-2#TRPBF is available at Aetrix Electronics and suitable for telecom base station power, automotive ADAS domain controllers, and industrial PLC power management requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for LTC3887EUJ-2#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC3887EUJ-2#TRPBF belongs to the LTC® Digital Power System Management (DPSM) product line, designed specifically for intelligent, telemetry-rich, and fault-resilient power conversion in mission-critical infrastructure where digital configurability and long-term reliability are essential.
FAQ
What is the maximum input voltage supported by the LTC3887EUJ-2#TRPBF?
The LTC3887EUJ-2#TRPBF supports a maximum input voltage of 34V, as specified in its Absolute Maximum Ratings and Electrical Characteristics tables. This higher VIN rating distinguishes it from the LTC3887 and LTC3887-1 variants (max 24V), enabling direct connection to 24V automotive battery systems including load-dump transients. Operation above 24V requires proper layout and external clamping per design guidelines.
Does the LTC3887EUJ-2#TRPBF include internal EEPROM, and what is its endurance?
Yes, the LTC3887EUJ-2#TRPBF integrates on-chip EEPROM with error-correcting code (ECC) for storing configuration, calibration data, and fault logs. Its endurance is rated at 10,000 write cycles, and data retention is guaranteed for 10 years at junction temperatures up to 125°C. This nonvolatile memory enables reliable "set-and-forget" deployment in unattended systems such as telecom equipment and automotive ECUs.
How does the LTC3887EUJ-2#TRPBF achieve accurate current sharing in PolyPhase configurations?
The LTC3887EUJ-2#TRPBF achieves accurate PolyPhase current sharing through its dedicated SHARE_CLK output and internal current-balancing algorithm. When configured as master, it drives the SHARE_CLK signal to up to five slave controllers (e.g., LTC3874/LTC3875), synchronizing phase timing and dynamically adjusting duty cycles to maintain <±3% current mismatch across all phases-even under asymmetric load or thermal conditions.
Is the LTC3887EUJ-2#TRPBF AEC-Q100 qualified, and which grade does it meet?
Yes, the LTC3887EUJ-2#TRPBF is AEC-Q100 qualified and meets Grade 1 requirements (–40°C to +125°C operating junction temperature). This qualification includes stress testing for temperature cycling, humidity, ESD, and latch-up-ensuring suitability for automotive under-hood and ADAS applications. The "E" grade in the part number denotes extended temperature range, and the "#TRPBF" suffix confirms lead-free tape-and-reel packaging.
Can the LTC3887EUJ-2#TRPBF operate without external configuration resistors?
Yes, the LTC3887EUJ-2#TRPBF can be fully configured via its PMBus/I²C interface without external RCONFIG resistors. All key parameters-including output voltage, switching frequency, device address, and sequencing delays-are programmable digitally and storable in EEPROM. Resistors are optional for default boot-time settings but not required for functional operation, enabling flexible firmware-driven configuration in production and field updates.
LTC3887EUJ-2#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 34V
- Frequency - Switching:
- 250kHz ~ 1MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- I2C, PMBus
- Control Features:
- Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
LTC3887EUJ-2#TRPBF FAQ
1.How can I place an order for LTC3887EUJ-2#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3887EUJ-2#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3887EUJ-2#TRPBF reliable?
The price and inventory of LTC3887EUJ-2#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3887EUJ-2#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC3887EUJ-2#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3887EUJ-2#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3887EUJ-2#TRPBF?
LTC3887EUJ-2#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3887EUJ-2#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3887EUJ-2#TRPBF?
For technical support, including LTC3887EUJ-2#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3887EUJ-2#TRPBF requirements.
6.How does Aetrix verify that LTC3887EUJ-2#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC3887EUJ-2#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3887EUJ-2#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC3887EUJ-2#TRPBF?
All LTC3887EUJ-2#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3887EUJ-2#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3887EUJ-2#TRPBF part is unused and in its original packaging.
Return procedure for LTC3887EUJ-2#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3887EUJ-2#TRPBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
