Analog Devices Inc. LTC3887EUJ#PBF
- Part No.:
- LTC3887EUJ#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC3887EUJ#PBF.pdf
- Description:
- IC REG CTRLR BUCK PMBUS 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,941
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3887EUJ#PBF from Analog Devices is a dual-output, PolyPhase® synchronous step-down DC/DC controller with integrated N-channel MOSFET gate drivers, PMBus/I²C digital interface, and real-time telemetry readback (VIN, IIN, VOUT, IOUT, temperature, duty cycle, faults). It supports 4.5V–24V input, 0.5V–5.5V output per channel, ±0.5% output voltage accuracy over temperature, and operates up to six-phase configurations for high-current server and telecom power rails.
For engineers reviewing the LTC3887EUJ#PBF datasheet, LTC3887EUJ#PBF pinout, LTC3887EUJ#PBF application, or LTC3887EUJ#PBF equivalent, this page delivers verified specifications including analog current-mode control loop architecture, 16-bit ADC telemetry, internal EEPROM with ECC, remote differential sensing, and AEC-Q100 qualification - all critical for digital power system management in high-reliability embedded and automotive designs.
Technical Context
The LTC3887EUJ#PBF implements a constant-frequency, analog current-mode control loop with programmable switching frequency (250kHz–1MHz), precise phase alignment across up to six phases, and independent soft-start/stop, sequencing, margining, and OV/UV protection per output. Its digital interface enables full configuration via PMBus commands or external resistors (RCONFIG pins), with settings stored in nonvolatile EEPROM.
Telemetry is acquired using a dedicated 16-bit ADC with auto-zero calibration, supporting simultaneous readback of input/output voltages and currents, internal/external temperatures, and fault status. The device integrates dual gate drivers (TG/BG) with 45ns minimum on-time, 30ns rise/fall times, and dead-time control - optimized for high-efficiency, high-density multiphase buck converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 24V - supports wide-range industrial and telecom inputs without external LDO biasing. |
| Output Voltage Range | 0.5V to 5.5V per channel - covers core logic, memory, FPGA, and ASIC supply requirements. |
| Output Voltage Accuracy | ±0.5% over –40°C to +125°C - ensures stable regulation under thermal stress without manual trimming. |
| Switching Frequency | 250kHz to 1MHz - configurable via resistor or PMBus; enables optimization of size, efficiency, and transient response. |
| Minimum On-Time | 45ns - supports high VIN-to-low VOUT conversion (e.g., 12V→0.6V) at high frequency without pulse-skipping instability. |
| Telemetry Resolution | 16-bit ADC for VOUT/IOUT, 10-bit for VIN/duty cycle - provides sub-mV and sub-mA precision for closed-loop monitoring. |
| EEPROM Endurance | 10,000 write cycles with ECC - guarantees reliable storage of configuration, fault logs, and calibration data over product lifetime. |
Pinout & Package
Package: 40-lead (6mm × 6mm) plastic QFN with exposed GND pad (Pin 41), θJA = 33°C/W, rated for –40°C to +125°C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input power rail | Supplies controller core and gate drivers; accepts 4.5V–24V with internal UVLO at 3.95V rising threshold. |
| TG0/TG1 | Top-gate drive outputs | Drive external high-side N-MOSFETs; rated for –5V to 34V transient, 30ns rise/fall into 3300pF load. |
| BG0/BG1 | Bottom-gate drive outputs | Drive low-side N-MOSFETs; synchronized with TG with 30ns dead-time control to prevent shoot-through. |
| VSENSE0+/VSENSE0– VSENSE1+/VSENSE1– |
Differential output voltage sense | Enables remote sensing for ±0.5% accuracy; supports Kelvin connections to minimize PCB IR drop error. |
| ISENSE0+/ISENSE0– ISENSE1+/ISENSE1– |
Differential current sense inputs | Accept DCR or shunt-based sensing; 16-bit ADC reads current with ±1% TUE above 6mV differential. |
| SCL/SDA | PMBus/I²C serial interface | Supports 400kHz operation; open-drain with 0.4V VOL @ 3mA; includes bus timeout protection and CRC. |
| ALERT | Open-drain fault indicator | Asserts low on any monitored fault (OV/UV/IOUT/OT); configurable via PMBus for latched or sticky behavior. |
| SHARE_CLK | PolyPhase current-sharing clock | Enables accurate interleaved current sharing across up to six phases when daisy-chained with other LTC3887 devices. |
| WP | Write-protect enable | Hardware lock for EEPROM writes; pulled high internally unless externally grounded or driven low. |
| GPIO0/GPIO1 | Configurable general-purpose I/O | Programmable as inputs (with 3µs digital filter) or open-drain outputs; usable for sequencing control or status signaling. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent output control | Each channel fully programmable for voltage, current limit, soft-start, sequencing, and margining - eliminates need for discrete supervisors. |
| Integrated gate drivers | Drives N-MOSFETs directly with matched timing (30ns tr/tf, 30ns dead time), reducing BOM count and layout complexity vs. external drivers. |
| Real-time telemetry with 16-bit ADC | Simultaneous measurement of VIN, VOUT, IOUT, temperature, and duty cycle - enables predictive maintenance and dynamic power scaling. |
| Nonvolatile EEPROM with ECC | Stores configuration, fault logs, and calibration data across power cycles; 10-year retention and 10,000-cycle endurance ensure field reliability. |
| AEC-Q100 qualified | Rated for automotive applications (Grade E, –40°C to +125°C); includes enhanced fault logging and robust bus communication for safety-critical systems. |
Applications
| High-Current Server VRMs | Telecom Line Cards |
|---|---|
|
Use Scenario: Dual-output 1.8V/20A and 0.5V/20A power delivery for CPU and memory subsystems in 1U rack servers. IC Role / Device Role / Timing Role: Primary PolyPhase controller managing six-phase interleaving, current sharing, and telemetry-driven thermal derating. Use Value: ±0.5% output accuracy and 45ns min-on-time enable stable 0.5V core supplies at 500kHz, reducing output capacitance by 30% vs. legacy controllers. |
Use Scenario: Hot-swappable line card with dual 3.3V/12A and 12V/3A rails requiring precise sequencing and fault reporting over backplane PMBus. IC Role / Device Role / Timing Role: Digital power manager providing programmable startup delay, voltage margining, and real-time IOUT/VOUT readback for system health monitoring. Use Value: Internal EEPROM stores per-card calibration data and fault history, enabling field-replaceable unit (FRU) traceability without host intervention. |
| Automotive ADAS ECUs | Industrial PLC Power Modules |
|
Use Scenario: Power management for radar processor and sensor fusion SoC in AEC-Q100-compliant autonomous driving ECU. IC Role / Device Role / Timing Role: Dual-channel controller with remote sensing, temperature-compensated current limiting, and fault-logging for ISO 26262 ASIL-B support. Use Value: AEC-Q100 qualification, internal temperature sensor (±1°C TUE), and ECC-protected EEPROM meet functional safety requirements for automotive deployment. |
Use Scenario: Modular 24V input, dual 5V/3.3V isolated power stage in programmable logic controller with firmware-updatable parameters. IC Role / Device Role / Timing Role: Configurable controller storing voltage setpoints, soft-start ramps, and fault thresholds in EEPROM for field reconfiguration. Use Value: PMBus interface allows OEMs to update power profiles via standard tooling (LTpowerPlay), eliminating hardware revisions for new I/O module variants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3880IUJ#PBF | Lacks extended VOUT range (0.5V–3.5V only), no internal EEPROM, lower telemetry resolution (12-bit ADC), and no AEC-Q100 option. | Suitable for cost-sensitive, non-automotive applications where digital configurability is secondary to basic dual-output control. | Select LTC3880 if EEPROM storage, 16-bit telemetry, or automotive qualification are not required - reduces BOM cost by ~18%. |
| TPS53689RTAT | TI part with PMBus v1.3, 12-bit telemetry, no internal EEPROM, 4.5V–18V VIN, and fixed 0.5V–3.3V VOUT range; lacks remote differential sensing. | Targeted at mid-range server and networking applications where TI ecosystem integration (Fusion Digital Power Designer) is preferred. | Choose TPS53689 for TI-centric designs needing fast evaluation; avoid where ±0.5% accuracy, remote sensing, or EEPROM persistence are mandatory. |
Compared with LTC3880IUJ#PBF and TPS53689RTAT, the LTC3887EUJ#PBF delivers superior accuracy (±0.5% vs. ±0.75%), wider VOUT range (0.5V–5.5V), on-chip EEPROM with ECC, and AEC-Q100 qualification - making it the only option for high-precision, field-updatable, automotive-grade dual-output power management.
Availability
LTC3887EUJ#PBF is available at Aetrix Electronics and suitable for high-current server VRMs, telecom line cards, and automotive ADAS ECUs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC3887EUJ#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (now part of Analog Devices, Inc. following merger with Maxim Integrated) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies.
The LTC3887EUJ#PBF belongs to the LTC® digital power controller family, designed specifically for intelligent, telemetry-enabled, multi-phase DC/DC conversion in mission-critical infrastructure and automotive systems.
FAQ
What is the maximum number of phases supported by the LTC3887EUJ#PBF?
The LTC3887EUJ#PBF supports up to six interleaved phases through its SHARE_CLK pin and phase synchronization logic. This enables precise current sharing across multiple LTC3887EUJ#PBF devices or compatible controllers in high-current applications such as CPU VRMs, where total output exceeds 100A. Phase offsets are programmable via PMBus or RCONFIG resistors.
Does the LTC3887EUJ#PBF require external components for PMBus communication?
No, the LTC3887EUJ#PBF includes internal pull-up resistors on SCL and SDA lines and supports standard PMBus v1.2 protocol at up to 400kHz. Only external 0.1µF decoupling capacitors on VDD33 and VDD25 are required; no external level shifters or bus buffers are needed for typical 3.3V system interfaces.
How does the LTC3887EUJ#PBF handle prebiased output conditions during startup?
The LTC3887EUJ#PBF supports controlled startup into prebiased outputs via its digital servo mode and programmable soft-start ramp. When RUN pins are asserted, the controller monitors VOUT via VSENSE inputs and gradually increases duty cycle only after confirming the output is below the target - preventing reverse current flow and ensuring safe turn-on without external circuitry.
Can the LTC3887EUJ#PBF operate without connecting the EEPROM write-protect (WP) pin?
Yes - the WP pin has an internal pull-up and defaults to write-protected state when left unconnected or tied high. To enable EEPROM writes (e.g., STORE_USER_ALL), WP must be actively pulled low. This hardware lock prevents accidental corruption of configuration or fault logs during normal operation or firmware updates.
What thermal sensing capabilities does the LTC3887EUJ#PBF provide?
The LTC3887EUJ#PBF integrates an internal die temperature sensor (±1°C TUE) and supports two external NTC thermistors via TSNS0 and TSNS1 pins (±3°C TUE). All three sensors feed the 16-bit ADC, enabling real-time thermal mapping, per-rail derating, and fault-triggered shutdown - critical for maintaining reliability in high-power density applications.
LTC3887EUJ#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 24V
- Frequency - Switching:
- 250kHz ~ 1MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- I2C, PMBus
- Control Features:
- Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
LTC3887EUJ#PBF FAQ
1.How can I place an order for LTC3887EUJ#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3887EUJ#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3887EUJ#PBF reliable?
The price and inventory of LTC3887EUJ#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3887EUJ#PBF is usually 5 days.
3.What payment methods are accepted for LTC3887EUJ#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3887EUJ#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3887EUJ#PBF?
LTC3887EUJ#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3887EUJ#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3887EUJ#PBF?
For technical support, including LTC3887EUJ#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3887EUJ#PBF requirements.
6.How does Aetrix verify that LTC3887EUJ#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3887EUJ#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3887EUJ#PBF meets industry standards.
7.What is the process for return or replacement of LTC3887EUJ#PBF?
All LTC3887EUJ#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3887EUJ#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3887EUJ#PBF part is unused and in its original packaging.
Return procedure for LTC3887EUJ#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3887EUJ#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
