Analog Devices Inc. LTC3887IUJ#PBF
- Part No.:
- LTC3887IUJ#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC3887IUJ#PBF.pdf
- Description:
- IC REG CTRLR BUCK PMBUS 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:280
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3887IUJ#PBF from Analog Devices is a dual-output, PolyPhase® synchronous step-down DC/DC controller with integrated N-channel MOSFET gate drivers, PMBus/I²C digital power system management, and ±0.5% output voltage accuracy over temperature. It supports 4.5V–24V input, 0.5V–5.5V dual VOUT ranges, and programmable sequencing, margining, and fault telemetry for high-current server and telecom power rails.
For engineers reviewing the LTC3887IUJ#PBF datasheet, LTC3887IUJ#PBF pinout, LTC3887IUJ#PBF application, or LTC3887IUJ#PBF equivalent, key selection criteria include its 40-pin QFN package, 45ns minimum on-time, AEC-Q100 qualification, internal 16-bit ADC for telemetry, and EEPROM-based configuration storage with ECC protection.
Technical Context
The LTC3887IUJ#PBF implements an analog current-mode control loop with constant-frequency PWM, enabling precise regulation across load transients while supporting up to six-phase PolyPhase operation via remote differential sensing and accurate current sharing. Its digital interface enables real-time readback of VIN, IIN, VOUT, IOUT, temperature, duty cycle, and fault status.
It integrates dual gate drivers (TG/BG per channel), internal INTVCC and VDD33/VDD25 regulators, and a 16-bit ADC with auto-zeroing servo loop for ±0.5% VOUT accuracy. Configuration is stored in on-chip EEPROM with error-correcting code (ECC) and supports PMBus v1.3 commands including STORE_USER_ALL and READ_TEMPERATURE_1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 24V - supports wide-range industrial and telecom inputs without external bias supply |
| Output Voltage Range | 0.5V to 5.5V (dual independent outputs) - covers core, I/O, and auxiliary rail requirements |
| VOUT Accuracy | ±0.5% over –40°C to 125°C - ensures stable CPU/GPU voltage under thermal stress |
| Switching Frequency | 250kHz to 1MHz - configurable via resistor or PMBus for EMI optimization and efficiency trade-offs |
| Minimum On-Time | 45ns - enables high VIN-to-low VOUT conversion (e.g., 12V→0.8V at 1MHz) |
| ADC Resolution | 16-bit for VOUT/IOUT/temperature telemetry - provides sub-mV and sub-µA measurement granularity |
| EEPROM Endurance | 10,000 write cycles with ECC - ensures reliable firmware and calibration storage over product lifetime |
Pinout & Package
Package: 40-pin (6mm × 6mm) plastic QFN with exposed GND pad (Pin 41), rated for –40°C to 125°C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply | Accepts 4.5V–24V; powers INTVCC regulator and gate drivers |
| TG0/TG1 | Top-gate driver outputs | Drive external high-side N-MOSFETs; 30ns rise/fall time into 3300pF |
| BG0/BG1 | Bottom-gate driver outputs | Drive external low-side N-MOSFETs; 30ns rise/fall time into 3300pF |
| VSENSE0+/VSENSE0– VSENSE1+/VSENSE1– | Differential output voltage sense | Enables remote sensing for <0.5% load regulation; supports PolyPhase current sharing |
| ISENSE0+/ISENSE0– ISENSE1+/ISENSE1– | Differential current sense inputs | Supports DCR or RSENSE current monitoring with 10–125µV LSB resolution |
| SDA/SCL | PMBus/I²C bidirectional data/clock | Compliant with PMBus v1.3; 400kHz max clock rate; open-drain with 0.4V VOL @ 3mA |
| ALERT | Open-drain fault indicator | Asserts low on OV/UV/IOUT/OT faults; supports daisy-chained fault propagation |
| RUN0/RUN1 | Enable inputs per channel | Active-high; 0.8V/1.35V logic thresholds; 10µs digital filtering for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent output control | Enables asymmetric rail generation (e.g., 1.8V@30A + 3.3V@20A) with separate sequencing and margining |
| Integrated gate drivers | Eliminates need for external driver ICs; supports >30A per phase with optimized dead-time control |
| PMBus telemetry readback | Real-time access to VIN, IIN, VOUT, IOUT, die/external temperature, duty cycle, and fault flags via standard commands |
| EEPROM with ECC | Stores configuration, calibration, and fault logs non-volatilely; prevents bit corruption during automotive thermal cycling |
| AEC-Q100 qualification | Validated for automotive Grade I (–40°C to 125°C); includes accelerated life testing and failure mode analysis |
Applications
| High-Performance Computing Power | Telecom Base Station PSU |
|---|---|
Use Scenario: Dual-rail power delivery to FPGA and ASIC cores requiring tight voltage tolerance and dynamic load response. IC Role / Device Role / Timing Role: Primary PolyPhase controller managing two independent 1.0V/1.2V outputs with synchronized phasing and current balancing across four phases. Use Value: ±0.5% VOUT accuracy and 45ns min-on-time enable stable 1.2V@60A operation from 12V input at 500kHz, reducing output capacitance by 30% vs legacy controllers. | Use Scenario: Distributed 48V-to-12V/3.3V conversion in macro/micro base station RF power amplifiers. IC Role / Device Role / Timing Role: Digital power manager providing telemetry, sequencing, and fault logging for redundant 12V intermediate bus and 3.3V logic rails. Use Value: PMBus readback of IOUT and temperature enables predictive maintenance; EEPROM stores calibration to maintain <±2% current accuracy over 10-year field life. |
| Automotive ADAS Domain Controller | Enterprise SSD Power Architecture |
Use Scenario: Powering vision processor SoCs and radar MMICs in autonomous driving ECUs with functional safety requirements. IC Role / Device Role / Timing Role: AEC-Q100 qualified dual controller delivering 1.8V core and 0.85V I/O rails with independent soft-start, OV/UV protection, and fault reporting via ALERT pin. Use Value: Internal 16-bit ADC and ECC EEPROM meet ASIL-B diagnostic coverage targets; remote sensing compensates for PCB voltage drop in high-current traces. | Use Scenario: High-efficiency, digitally managed power for NVMe SSDs with bursty NAND write loads and strict thermal limits. IC Role / Device Role / Timing Role: Dual-output controller generating 1.8V NAND I/O and 3.3V PCIe interface rails with dynamic margining and thermal derating. Use Value: Telemetry readback of VOUT/IOUT/temperature allows host firmware to throttle writes before thermal throttling occurs; 100ms fault response prevents NAND corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital DC/DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3880IUJ#PBF | Narrower VOUT range (0.5V–3.3V), no LDO for VDD33, lower EEPROM endurance (5k cycles) | Lacks support for >3.3V rails like DDR4 VPP or 5V aux; less suitable for post-regulator applications | Select LTC3887IUJ#PBF when 5.5V VOUT capability, enhanced telemetry, or higher EEPROM reliability is required. |
| TPS53689RTAT | TI PMBus controller with 3.3V-only VDDIO; no internal VDD33/VDD25 regulators; 12-bit ADC resolution | Requires external LDOs for digital rails; lower telemetry precision limits closed-loop margining accuracy | Choose LTC3887IUJ#PBF for self-contained power with integrated regulators and 16-bit telemetry fidelity. |
Compared with LTC3880IUJ#PBF and TPS53689RTAT, the LTC3887IUJ#PBF delivers broader output voltage range, higher ADC resolution, integrated digital supply regulation, and AEC-Q100 qualification-making it optimal for high-reliability, multi-rail systems demanding long-term configuration stability and precise closed-loop control.
Availability
LTC3887IUJ#PBF is available at Aetrix Electronics and suitable for high-current distributed power systems, telecom/datacom PSUs, and automotive ADAS domain controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC3887IUJ#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC3887IUJ#PBF belongs to the Power by Linear™ digital power controller family, designed specifically for intelligent, telemetry-enabled, multi-phase DC/DC conversion in mission-critical infrastructure where configurability, reliability, and real-time monitoring are essential.
FAQ
What is the maximum input voltage supported by the LTC3887IUJ#PBF?
The LTC3887IUJ#PBF supports a maximum input voltage of 24V, as specified in the Absolute Maximum Ratings and Electrical Characteristics tables. This rating applies across the full operating temperature range (–40°C to 125°C). Operation above 24V risks permanent damage; for 34V input capability, the pin-compatible LTC3887-2 variant must be used instead of the LTC3887IUJ#PBF.
Does the LTC3887IUJ#PBF include integrated gate drivers?
Yes, the LTC3887IUJ#PBF integrates dual N-channel MOSFET gate drivers (TG0/BG0 and TG1/BG1) capable of driving high-side and low-side external FETs. Each driver delivers 30ns rise/fall times into 3300pF loads and supports precise dead-time control. This eliminates the need for external driver ICs and simplifies layout for high-current PolyPhase designs.
How does the LTC3887IUJ#PBF achieve ±0.5% output voltage accuracy?
The LTC3887IUJ#PBF achieves ±0.5% output voltage accuracy over temperature through a combination of on-chip 16-bit ADC-based servo loop calibration, internal reference trimming, and analog current-mode control architecture. The datasheet confirms this specification applies across –40°C to 125°C when using the ADC auto-zero function, as verified in the Electrical Characteristics table under VOUTR0/VOUTR1 set point accuracy.
Is the LTC3887IUJ#PBF qualified for automotive applications?
Yes, the LTC3887IUJ#PBF is AEC-Q100 qualified for automotive applications (Grade I, –40°C to 125°C). This qualification is explicitly stated in the Features section and confirmed in the Order Information table, which lists automotive-grade variants with #WPBF suffix. The device undergoes stress testing for thermal cycling, humidity, and vibration per AEC-Q100 Rev H standards.
What telemetry parameters can be read back from the LTC3887IUJ#PBF via PMBus?
The LTC3887IUJ#PBF supports PMBus readback of VIN, IIN, VOUT (per channel), IOUT (per channel), internal/external temperature (T0/T1/T2), duty cycle, and fault status (OV, UV, OT, OC, etc.). All telemetry is digitized by the integrated 16-bit ADC and accessible via standard PMBus commands such as READ_VIN, READ_VOUT, READ_IOUT, and READ_TEMPERATURE_1.
LTC3887IUJ#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PolyPhase®
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 4.5V ~ 24V
- Frequency - Switching:
- 250kHz ~ 1MHz
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- I2C, PMBus
- Control Features:
- Enable, Frequency Control, Phase Control
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
LTC3887IUJ#PBF FAQ
1.How can I place an order for LTC3887IUJ#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3887IUJ#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3887IUJ#PBF reliable?
The price and inventory of LTC3887IUJ#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3887IUJ#PBF is usually 5 days.
3.What payment methods are accepted for LTC3887IUJ#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3887IUJ#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3887IUJ#PBF?
LTC3887IUJ#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3887IUJ#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3887IUJ#PBF?
For technical support, including LTC3887IUJ#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3887IUJ#PBF requirements.
6.How does Aetrix verify that LTC3887IUJ#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3887IUJ#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3887IUJ#PBF meets industry standards.
7.What is the process for return or replacement of LTC3887IUJ#PBF?
All LTC3887IUJ#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3887IUJ#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3887IUJ#PBF part is unused and in its original packaging.
Return procedure for LTC3887IUJ#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3887IUJ#PBF Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
