My Inquiry
My Account
Analog Devices Inc. LTC3889EUKG#PBF
- Part No.:
- LTC3889EUKG#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 52-WFQFN, 46 Leads, Exposed Pad
- Datasheet:
-
LTC3889EUKG#PBF.pdf
- Description:
- IC REG BUCK PROG DL 52QFN
- Quantity:
- Payment:
- Shipping:
Inventory:290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3889EUKG#PBF from Analog Devices is a dual-output, 5V–60V input, PMBus-compliant synchronous step-down controller with integrated 16-bit ADC, 12-bit DAC, EEPROM with ECC, and independent power-good/FAULT signaling per channel. It supports up to 6-phase PolyPhase® current sharing (85kHz–500kHz), analog current-mode control, and digital soft-start/sequencing - deployed in telecom rectifier modules requiring precise telemetry and fault logging.
For engineers reviewing the LTC3889EUKG#PBF datasheet, LTC3889EUKG#PBF pinout, LTC3889EUKG#PBF application, or LTC3889EUKG#PBF equivalent, key selection considerations include its dual-channel programmable loop compensation, ±0.5% output voltage accuracy over temperature, EXTVCC-supported gate drive up to 14V, I²C/PMBus telemetry for VIN/IIN/VOUT/IOUT/temperature, and 52-lead QFN package with exposed thermal pad.
Technical Context
The LTC3889EUKG#PBF implements a constant-frequency, current-mode PWM architecture with two independent control loops, each featuring programmable error amplifier transconductance (1.0–5.76 mmho), adjustable slope compensation, and selectable discontinuous or continuous conduction mode. Its internal 16-bit ADC digitizes six analog inputs (VOUT0/VOUT1, IOUT0/IOUT1, VIN, die temperature) with ±0.5% TUE and 90ms round-robin conversion latency.
Digital management is handled via a PMBus 1.3–compliant interface supporting full telemetry read-back, fault logging with timestamped EEPROM storage, store/restore of configuration, and hardware-level CRC protection. The device uses a dedicated SHARE_CLK pin for phase synchronization across multiple controllers and supports time-based and event-based sequencing with programmable delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 5V to 60V - enables direct connection to 48V telecom or industrial bus without pre-regulation |
| VOUT Range | 1V to 40V per channel - supports wide-ratio POL conversion including 12V, 24V, and 36V outputs |
| Switching Frequency | 85kHz to 500kHz - configurable via resistor or PMBus; enables optimization of efficiency vs. size trade-offs |
| Output Accuracy | ±0.5% over temperature - achieved via auto-zeroed ADC feedback and digital servo correction |
| ADC Resolution | 16-bit for VOUT/IOUT, 10-bit for VIN/temperature - provides high-fidelity telemetry for closed-loop system monitoring |
| EEPROM | Internal with ECC and 10-year retention - stores user configuration, fault logs, and calibration data without external memory |
| PolyPhase Support | Up to 6 phases per output - enables high-current (>100A) designs with balanced current sharing and reduced ripple |
Pinout & Package
Package: 52-lead (7mm × 8mm) plastic QFN with exposed GND pad (Pin 53), θJA = 31°C/W, rated for –40°C to 125°C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply rail | Accepts 5V–60V; powers internal circuitry and gate drivers when EXTVCC is absent |
| EXTVCC | External bias supply input | Supports 7V–14V; improves efficiency and reduces die temperature by powering DRVCC independently |
| TG0/TG1 | Top-gate drivers | Drive N-channel MOSFET gates with 30ns rise/fall time into 3300pF load |
| BG0/BG1 | Bottom-gate drivers | Complementary low-side drivers with 20ns transition times and 50ns dead-time control |
| VSENSE0+/VSENSE0– VSENSE1+/VSENSE1– | Differential output voltage sense | High-impedance inputs enabling Kelvin sensing; supports remote feedback for ±0.5% regulation |
| ISENSE0+/ISENSE0– ISENSE1+/ISENSE1– | Differential current sense | Accepts shunt or DCR-based sensing; full-scale range up to ±100A with 1mΩ gain setting |
| SDA/SCL | PMBus I²C bidirectional interface | 400kHz max clock rate; open-drain with 3mA sink capability and built-in digital filtering |
| PGOOD0/PGOOD1 | Open-drain power-good indicators | Asserted after soft-start completion and voltage within ±10% window; configurable delay and fault masking |
| FAULT0/FAULT1 | Per-channel fault reporting | Open-drain outputs signaling OV/UV/OC/OT events; support hardware fault propagation via FAULT pin chaining |
| SHARE_CLK | Phase synchronization clock output | Drives external controllers to align switching edges for multi-phase interleaving |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent control loops | Each channel supports independent VOUT, IOUT, frequency, soft-start, and fault thresholds - enables asymmetric rail generation (e.g., 12V/24V) |
| Integrated telemetry ADC/DAC | 16-bit ADC reads VIN, VOUT0/1, IOUT0/1, temperature; 12-bit DAC sets reference voltages - eliminates need for external monitoring ICs |
| EEPROM with ECC and fault logging | Stores configuration, calibration, and timestamped fault records (OV, UV, OC, OT); retains data >10 years at ≤125°C junction |
| Programmable loop compensation | Adjustable gm (1.0–5.76 mmho) and RITHR (0–62kΩ) per channel - enables stable loop tuning without external components |
| EXTVCC-supported gate drive | DRVCC regulated to 6.3–9.4V depending on DRVSET setting - allows optimized high-side FET drive while reducing self-heating |
Applications
| Telecom Rectifier Modules | Data Center Voltage Regulator Modules (VRMs) |
|---|---|
Use Scenario: 48V input DC-DC conversion for distributed power architecture in carrier-grade base stations. IC Role / Device Role / Timing Role: Dual-output controller managing primary 12V system rail and secondary 3.3V auxiliary rail with synchronized sequencing and telemetry. Use Value: ±0.5% output accuracy and real-time IIN/VIN telemetry enable predictive maintenance and compliance with GR-1089 immunity requirements. | Use Scenario: High-current POL conversion feeding ASIC/FPGA cores in AI accelerators with strict voltage tolerance. IC Role / Device Role / Timing Role: 6-phase PolyPhase® controller delivering >100A at 0.8V with current-sharing accuracy <±3% across phases. Use Value: Integrated current-sense amplifiers and SHARE_CLK eliminate external current-sense resistors and inter-controller sync wiring. |
| Industrial PLC Power Supplies | Test & Measurement Equipment |
Use Scenario: Redundant 24V/5V dual-rail supply for programmable logic controllers operating in harsh environments. IC Role / Device Role / Timing Role: Controller with independent RUN0/RUN1 enables staggered startup and graceful shutdown during brownout conditions. Use Value: Internal EEPROM stores last-known good configuration, allowing automatic restore after power interruption without host intervention. | Use Scenario: Precision bench power supply with programmable voltage/current limits and real-time telemetry display. IC Role / Device Role / Timing Role: Digital power controller providing PMBus interface for remote control, margining, and fault injection testing. Use Value: Programmable OV/UV/OC thresholds and digital soft-start allow safe ramp-up of sensitive DUTs without overshoot or inrush stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3886IUKG#PBF | Lower VOUT max (13.8V), includes compatible PolyPhase® interface but lacks EXTVCC pin and integrated current-sense amps | Best suited for sub-12V applications where gate drive optimization is less critical | Select when cost sensitivity outweighs need for 40V output capability and autonomous current sensing |
| MP2965AGU-Z | Single-chip dual-output controller with integrated MOSFET drivers; no EEPROM, lower ADC resolution (12-bit), no fault logging | Targeted at cost-sensitive consumer/enterprise PSUs lacking stringent telemetry or long-term configuration retention needs | Choose for simpler designs where PMBus telemetry depth and EEPROM-based fault history are not required |
Compared with LTC3886IUKG#PBF and MP2965AGU-Z, the LTC3889EUKG#PBF uniquely combines 40V output capability, EXTVCC-enabled thermal optimization, on-chip current-sense amplifiers, and EEPROM-backed fault logging - making it optimal for mission-critical telecom and industrial systems demanding full digital power system management.
Availability
LTC3889EUKG#PBF is available at Aetrix Electronics and suitable for telecom rectifier modules, data center VRMs, industrial PLC power supplies, and test equipment requiring stable component supply, long-term lifecycle support, and guaranteed PMBus interoperability.
Supply support for LTC3889EUKG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications infrastructure, and automotive markets.
The LTC3889EUKG#PBF belongs to Analog Devices' Power by Linear™ digital power controller family, designed specifically for high-reliability, telemetry-rich DC-DC conversion in telecom, datacom, and industrial applications where configuration persistence and fault diagnostics are critical.
FAQ
What is the maximum output voltage supported by the LTC3889EUKG#PBF?
The LTC3889EUKG#PBF supports a maximum output voltage of 40V per channel, as confirmed in the Absolute Maximum Ratings table and Electrical Characteristics section (VOUTR0 max = 40V). This is programmable via PMBus command or external resistors, and applies to both VOUT0 and VOUT1 outputs independently.
Does the LTC3889EUKG#PBF require an external EEPROM for configuration storage?
No, the LTC3889EUKG#PBF includes internal EEPROM with ECC and 10-year data retention at ≤125°C junction temperature. Configuration parameters, fault logs, and calibration data are stored directly on-die - eliminating the need for external nonvolatile memory and reducing BOM count.
Can the LTC3889EUKG#PBF operate without the EXTVCC supply?
Yes, the LTC3889EUKG#PBF can operate with VIN only. When EXTVCC is unconnected or below switchover threshold (5.0–8.0V depending on DRVSET), the internal DRVCC regulator derives power from VIN. However, using EXTVCC (7–14V) improves efficiency and lowers die temperature by optimizing gate drive voltage.
How many phases can the LTC3889EUKG#PBF support per output channel?
The LTC3889EUKG#PBF supports up to 6 phases per output channel using the SHARE_CLK pin for synchronization. Phase alignment is programmable in 30° increments (0°, 60°, 90°, 120°, etc.), and current sharing accuracy is specified at <±3% across phases under matched layout conditions.
What telemetry parameters does the LTC3889EUKG#PBF measure and report via PMBus?
The LTC3889EUKG#PBF measures and reports VIN, IIN, VOUT0/VOUT1, IOUT0/IOUT1, internal die temperature, and external temperature (via TSNS0/TSNS1) via PMBus READ_VIN, READ_IIN, READ_VOUT, READ_IOUT, and READ_TEMPERATURE commands - all with 16-bit ADC resolution and ±0.5% total unadjusted error.
LTC3889EUKG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN, 46 Leads, Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 40V
- Current - Output:
- -
- Frequency - Switching:
- 85kHz ~ 500kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-QFN (7x8)
LTC3889EUKG#PBF FAQ
1.How can I place an order for LTC3889EUKG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3889EUKG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3889EUKG#PBF reliable?
The price and inventory of LTC3889EUKG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3889EUKG#PBF is usually 5 days.
3.What payment methods are accepted for LTC3889EUKG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3889EUKG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3889EUKG#PBF?
LTC3889EUKG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3889EUKG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3889EUKG#PBF?
For technical support, including LTC3889EUKG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3889EUKG#PBF requirements.
6.How does Aetrix verify that LTC3889EUKG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3889EUKG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3889EUKG#PBF meets industry standards.
7.What is the process for return or replacement of LTC3889EUKG#PBF?
All LTC3889EUKG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3889EUKG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3889EUKG#PBF part is unused and in its original packaging.
Return procedure for LTC3889EUKG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3889EUKG#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
