Analog Devices Inc. LTC3889IUKG#PBF
- Part No.:
- LTC3889IUKG#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 52-WFQFN, 46 Leads, Exposed Pad
- Datasheet:
-
LTC3889IUKG#PBF.pdf
- Description:
- IC REG BUCK PROG DL 52QFN
- Quantity:
- Payment:

- Shipping:

Inventory:748
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3889IUKG#PBF from Analog Devices is a dual-output, 5V–60V input, synchronous step-down DC/DC controller with PMBus/I²C digital power system management, integrated 16-bit ADC and 12-bit DAC, ±0.5% output voltage accuracy over temperature, and independent power-good and fault signaling per channel. It enables precise telemetry, sequencing, margining, and loop compensation in telecom and industrial point-of-load systems.
For engineers reviewing the LTC3889IUKG#PBF datasheet, LTC3889IUKG#PBF pinout, LTC3889IUKG#PBF application, or LTC3889IUKG#PBF equivalent, key selection considerations include its 52-lead QFN package, dual-phase PolyPhase® current sharing up to 6 phases, EXTVCC support up to 14V, programmable switching frequency (85–500 kHz), and internal EEPROM with ECC for fault logging and configuration storage.
Technical Context
The LTC3889IUKG#PBF implements a constant-frequency, analog current-mode control architecture with independent PWM loops per output, supporting both continuous conduction mode (CCM) and discontinuous conduction mode (DCM/pulse-skipping). Its digital interface enables real-time readback of VIN, IIN, VOUT, IOUT, die temperature, and external thermistor voltage with 10–16-bit resolution.
It integrates high-side current sense amplifiers, N-channel MOSFET gate drivers (TG/BG), a 3.3V/2.5V internal LDOs, and a dedicated DRVCC regulator configurable via DRVSET pins (6.3–9.4V output). Phase synchronization and clock distribution (SHARE_CLK) support multi-phase interleaving with programmable phase offsets up to 300°.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5V to 60V - supports wide-range industrial and telecom supplies without external pre-regulation |
| Output Voltage Range | 1V to 40V per channel - enables flexible POL regulation from core to I/O rails |
| Switching Frequency | 85kHz to 500kHz - adjustable via resistor or PMBus; enables optimization of size vs. efficiency |
| Output Accuracy | ±0.5% over temperature - ensures stable voltage margins for ASIC/FPGA supply domains |
| ADC Resolution | 16-bit for VOUT/IOUT, 10-bit for VIN/IIN - provides high-fidelity telemetry for closed-loop monitoring |
| EEPROM Retention | 10 years at TJ < 125°C - preserves configuration, fault logs, and calibration across product lifecycle |
| PMBus Compliance | PMBus v1.3 - enables interoperability with industry-standard digital power management tools and platforms |
Pinout & Package
Package: 52-lead (7mm × 8mm) plastic QFN with exposed thermal pad (Pin 53 = GND). RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply rail | Accepts 5–60V; powers internal circuitry and gate drivers when EXTVCC is absent |
| EXTVCC | External bias supply input | Supports up to 14V; improves efficiency and reduces die temperature by powering controller independently |
| TG0/TG1 | Top-gate drive outputs | Drive high-side N-MOSFET gates; rated for transient voltages up to 76V |
| BG0/BG1 | Bottom-gate drive outputs | Drive low-side N-MOSFET gates; 20ns rise/fall time into 3300pF load |
| VSENSE0+/VSENSE0− VSENSE1+/VSENSE1− | Differential output voltage sensing | Enables Kelvin-connected remote sensing; supports 1–40V range with ±2.5% OV/UV threshold accuracy |
| ISENSE0+/ISENSE0− ISENSE1+/ISENSE1− | Differential current sense inputs | Interface with shunt resistors or DCR networks; supports ±100A full-scale with 10–16-bit resolution |
| PGOOD0/PGOOD1 | Open-drain power-good indicators | Asserted after soft-start completion and within ±10% of target VOUT; filtered with 60µs digital delay |
| FAULT0/FAULT1 | Open-drain fault indicators | Active-low per-channel fault reporting (OV/UV/OC/OT); digitally filtered with 3µs debounce |
| SDA/SCL/ALERT | PMBus I²C interface signals | 400kHz max clock rate; 3.3V logic; ALERT asserts on unmasked status register events |
| SHARE_CLK | Phase synchronization clock output | Drives external controllers for multi-phase interleaving; supports up to 6-phase PolyPhase® operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent PWM controllers | Each with programmable soft-start, sequencing, margining, and fault response - enables asymmetric rail generation (e.g., 12V + 24V) |
| Integrated telemetry ADC/DAC | 16-bit VOUT/IOUT readback + 12-bit DAC for loop compensation - eliminates need for external monitoring ICs |
| Internal EEPROM with ECC | Stores user configuration, fault logs, and calibration data - ensures robustness against bit corruption during power cycles |
| DRVCC regulator with EXTVCC switchover | Configurable 6.3–9.4V output with 110mV hysteresis - optimizes gate drive efficiency while maintaining stability across input transients |
| PolyPhase® current sharing | Accurate interleaving up to 6 phases with programmable phase offsets - reduces input/output ripple and thermal stress |
Applications
| Telecom Rectifier Modules | Data Center Point-of-Load Supplies |
|---|---|
Use Scenario: 48V input conversion to multiple isolated or non-isolated rails (e.g., 12V for fans, 3.3V for control logic) in modular rectifier units. IC Role / Device Role / Timing Role: Dual-output controller managing primary and auxiliary POL stages with synchronized switching and shared thermal monitoring. Use Value: ±0.5% output accuracy and real-time telemetry enable compliance with GR-1089 immunity requirements and predictive maintenance via logged fault history. | Use Scenario: High-density server VRMs delivering tightly regulated 0.8V–1.8V CPU/GPU cores and 1.2V memory rails with dynamic load steps >50A/µs. IC Role / Device Role / Timing Role: Digital power controller executing time-based sequencing, adaptive voltage positioning (AVP), and per-rail fault isolation. Use Value: Integrated 16-bit ADC and PMBus telemetry provide sub-10mV VOUT resolution for AVP tuning, reducing unnecessary guardbanding and improving energy efficiency. |
| Industrial PLC Power Management | Storage System Backplane Regulators |
Use Scenario: 24V/48V field bus input converted to 5V, 3.3V, and isolated 15V analog sensor supplies in programmable logic controllers. IC Role / Device Role / Timing Role: Dual-channel controller implementing event-triggered sequencing (e.g., power-up only after safety interlock assertion) and margin testing. Use Value: Internal EEPROM stores calibrated margin offsets and fault thresholds, enabling field-upgradable configurations without firmware changes. | Use Scenario: Redundant 12V/5V backplane regulators for NVMe SSD trays with hot-swap capability and load-sharing across multiple controllers. IC Role / Device Role / Timing Role: Synchronized PolyPhase® controller coordinating with peer LTC3889 devices via SHARE_CLK to balance current and suppress acoustic noise. Use Value: Accurate current sharing (<±3%) and programmable phase offset eliminate need for external current-sharing resistors or op-amps, saving board space and BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3886IUHF#PBF | Lower VOUT range (0.5–13.8V), supports I²C-compatible SMBus only, lacks EXTVCC pin and internal VDD25 regulator | Optimized for low-voltage CPU/GPU VRMs; not suitable for 24V+ POL rails | Select when targeting sub-14V outputs and SMBus-only infrastructure; verify compatibility with existing LTpowerPlay scripts |
| MP2960AGQSE-P | Single-chip dual-output controller with integrated MOSFETs (40V max VIN), no EXTVCC, 12-bit ADC only, no EEPROM | Targeted at cost-sensitive, space-constrained applications where discrete FETs are undesirable | Choose for compact, lower-power designs requiring integrated power stages; accept trade-off in telemetry resolution and non-volatile storage |
Compared with LTC3886IUHF#PBF and MP2960AGQSE-P, the LTC3889IUKG#PBF uniquely combines 60V input capability, 40V output range, EXTVCC support, and EEPROM-based fault logging-making it the only option among the three qualified for high-voltage industrial and telecom POL systems requiring long-term configuration persistence.
Availability
LTC3889IUKG#PBF is available at Aetrix Electronics and suitable for telecom rectifier modules, data center point-of-load supplies, and industrial PLC power management requiring stable component supply, long-term lifecycle support, and digital power system management capabilities.
Supply support for LTC3889IUKG#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and automotive markets.
The LTC3889IUKG#PBF belongs to Analog Devices' Power by Linear™ digital power controller family, designed specifically for high-reliability, digitally managed DC/DC conversion in telecom infrastructure, enterprise storage, and ruggedized industrial equipment.
FAQ
What is the maximum input voltage rating for the LTC3889IUKG#PBF?
The LTC3889IUKG#PBF has an absolute maximum input voltage rating of 65V on the VIN pin, with a recommended operating range of 5V to 60V. Transient voltage tolerance reaches 76V on TG and BOOST pins, enabling robust operation in noisy industrial environments. This specification is validated per the Absolute Maximum Ratings table in the official datasheet Rev. A.
Does the LTC3889IUKG#PBF support both continuous and discontinuous conduction modes?
Yes, the LTC3889IUKG#PBF supports both continuous conduction mode (CCM) and discontinuous conduction mode (DCM), also referred to as pulse-skipping mode. Mode selection is programmable via the MFR_PWM_CONFIG command or RCONFIG pins. DCM improves light-load efficiency, while CCM ensures predictable ripple and control loop behavior under heavy loads.
How does the EXTVCC feature improve system efficiency in the LTC3889IUKG#PBF?
The EXTVCC pin on the LTC3889IUKG#PBF accepts an external 7–14V supply to power the controller's internal circuitry and gate drivers, decoupling chip operation from the main VIN rail. This reduces power dissipation in the controller die, lowers junction temperature, and increases overall conversion efficiency-particularly beneficial in high-VIN, low-VOUT applications where VIN-derived bias would waste significant power.
Can the LTC3889IUKG#PBF store configuration settings permanently?
Yes, the LTC3889IUKG#PBF includes on-chip EEPROM with error-correcting code (ECC) that retains user configurations-including VOUT setpoints, soft-start timing, fault thresholds, and loop compensation parameters-for up to 10 years at junction temperatures below 125°C. The STORE_USER_ALL command writes all active settings to non-volatile memory, enabling true "power-cycle persistence" without host intervention.
What is the purpose of the SHARE_CLK pin on the LTC3889IUKG#PBF?
The SHARE_CLK pin on the LTC3889IUKG#PBF is a dedicated clock output used to synchronize switching phases across multiple LTC3889IUKG#PBF controllers or compatible PolyPhase® devices. It enables accurate interleaving of up to six total phases, reducing input/output capacitor RMS current, minimizing EMI, and improving thermal distribution-critical for high-current, low-noise power systems like server VRMs.
LTC3889IUKG#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-WFQFN, 46 Leads, Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 40V
- Current - Output:
- -
- Frequency - Switching:
- 85kHz ~ 500kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-QFN (7x8)
LTC3889IUKG#PBF FAQ
1.How can I place an order for LTC3889IUKG#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3889IUKG#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3889IUKG#PBF reliable?
The price and inventory of LTC3889IUKG#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3889IUKG#PBF is usually 5 days.
3.What payment methods are accepted for LTC3889IUKG#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3889IUKG#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3889IUKG#PBF?
LTC3889IUKG#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3889IUKG#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3889IUKG#PBF?
For technical support, including LTC3889IUKG#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3889IUKG#PBF requirements.
6.How does Aetrix verify that LTC3889IUKG#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3889IUKG#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3889IUKG#PBF meets industry standards.
7.What is the process for return or replacement of LTC3889IUKG#PBF?
All LTC3889IUKG#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3889IUKG#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3889IUKG#PBF part is unused and in its original packaging.
Return procedure for LTC3889IUKG#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3889IUKG#PBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

