Analog Devices Inc. LTC6090CFE-5#PBF
- Part No.:
- LTC6090CFE-5#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC6090CFE-5#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:156
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6090CFE-5#PBF from Analog Devices (formerly Linear Technology) is a high-voltage, precision, noise-gain-stable operational amplifier optimized for ±70V (140V total) supply operation. It delivers 12MHz gain-bandwidth product, 21V/µs slew rate, rail-to-rail output swing, picoamp input bias current (≤50pA), and 1.25mV max input offset voltage - enabling high-accuracy buffering and amplification in high-impedance, high-voltage signal chains such as photodiode front-ends and piezo drivers.
For engineers reviewing the LTC6090CFE-5#PBF datasheet, LTC6090CFE-5#PBF pinout, LTC6090CFE-5#PBF application, or LTC6090CFE-5#PBF equivalent, key selection criteria include noise-gain ≥5 stability requirement, TSSOP-16E thermal performance (θJC = 10°C/W), COM-referenced logic interface compatibility, and guaranteed 0°C to 70°C junction temperature range.
Technical Context
The LTC6090CFE-5#PBF implements a proprietary CMOS input stage with guarded inputs and internal ESD protection, supporting common-mode input range from V– + 3V to V+ – 3V. Its noise-gain ≥5 stability architecture enables robust closed-loop operation at high gains without external compensation.
Thermal management is integral: the exposed pad (Pin 17) connects to V– and must be soldered to PCB copper for low θJC (10°C/W); TFLAG open-drain output activates at 145°C die temperature with 5°C hysteresis; OD pin disables output stage while preserving input bias, drawing only 580µA standby current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±4.75V to ±70V (140V total) - supports unbalanced split supplies and single-ended high-voltage rails. |
| Gain-Bandwidth Product | 12MHz - enables stable closed-loop gain ≥5 configurations up to ~2.4MHz bandwidth. |
| Slew Rate | 21V/µs - supports fast settling of large-signal transients into capacitive loads ≤200pF. |
| Input Bias Current | ≤50pA max at ±70V - preserves signal integrity in ultra-high-impedance sensor interfaces (e.g., photodiodes). |
| Input Offset Voltage | ≤1.25mV max - ensures DC accuracy in precision gain stages and high-voltage DAC buffers. |
| Rail-to-Rail Output | Swings within 10mV of V+ and V– at no load - maximizes dynamic range in ±70V systems. |
| Output Drive | ±50mA continuous - drives heavy loads including piezoelectric actuators and HV regulators. |
Pinout & Package
Package: 16-lead plastic TSSOP with exposed pad (Pin 17 = V–), thermally enhanced for θJC = 10°C/W. Exposed pad must be soldered to PCB V– plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (COM) | Logic reference node | Establishes common ground for OD/TFLAG logic interfacing; floats to ~30% above mid-supply if unconnected. |
| Pins 2,3,6,7,10,11,13,15 (GUARD) | Guard ring terminals | Enable PCB guard rings around high-impedance inputs to reduce leakage and improve CMRR. |
| Pin 4 (–IN) | Inverting input | CM range: V– + 3V to V+ – 3V; requires guard routing per layout guidelines. |
| Pin 5 (+IN) | Noninverting input | CM range matches –IN; guard pins adjacent enable symmetric shielding. |
| Pin 8 (V–) | Negative supply | Primary V– connection; exposed pad (Pin 17) is electrically identical and must be soldered. |
| Pins 9,17 (TFLAG) | Open-drain thermal flag | Sinks 200µA typical when die temp >145°C; requires external pull-up for logic-level signaling. |
| Pin 12 (OUT) | Amplifier output | Rail-to-rail stage capable of sourcing/sinking 50mA; avoid forward-biasing ESD diodes beyond rails. |
| Pin 14 (V+) | Positive supply | Accepts up to +70V; bypass capacitor required close to pin. |
| Pin 16 (OD) | Active-low output disable | Pulled up internally by 2MΩ; drives low (≤0.65V vs COM) to disable output stage, reducing quiescent current. |
Key Features
| Feature | Design Value |
|---|---|
| Noise-gain ≥5 stability | Eliminates need for external compensation in high-gain (>5×) configurations, simplifying design of precision HV amplifiers. |
| Thermal warning & auto-shutdown | TFLAG activation at 145°C + OD tie-off enables self-protecting operation without external monitoring circuitry. |
| Guarded TSSOP package | Dedicated guard pins allow full PCB guard ring implementation around –IN/+IN, critical for sub-pA leakage-sensitive applications. |
| COM-referenced logic interface | OD and TFLAG voltages referenced to COM (not V–) enable safe interfacing with low-voltage microcontrollers and logic families. |
| High-voltage precision specs | 130dB CMRR, 112dB PSRR, and 3.5µVP-P (0.1–10Hz) noise maintain DC and AC accuracy across full ±70V range. |
Applications
| Photodiode Amplifier | Piezo Driver |
|---|---|
Use Scenario: Amplifying weak current from reverse-biased photodiodes in optical sensing or spectroscopy systems requiring >100dB dynamic range. IC Role / Device Role / Timing Role: Transimpedance amplifier with ultra-low input bias current (≤50pA) and high open-loop gain to resolve sub-picoamp signals. Use Value: Enables direct conversion of photodiode current to voltage without signal degradation from input leakage, critical for low-light detection. | Use Scenario: Driving high-capacitance piezoelectric actuators in precision positioning stages, inkjet printheads, or ultrasonic transducers. IC Role / Device Role / Timing Role: High-slew-rate (21V/µs), high-output-current (±50mA) buffer delivering fast, distortion-free voltage waveforms up to ±70V. Use Value: Achieves nanosecond-scale step response and minimal settling error, enabling sub-micron motion control resolution. |
| High Voltage DAC Buffer | Optical Networking Bias Supply |
Use Scenario: Buffering high-resolution DAC outputs in industrial test equipment or medical imaging systems requiring ±70V compliance. IC Role / Device Role / Timing Role: Precision rail-to-rail output stage with <1.25mV offset and 12MHz GBW to preserve DAC linearity and settling speed. Use Value: Maintains monotonicity and differential nonlinearity (DNL) over full output range, eliminating post-DAC calibration. | Use Scenario: Providing stable, low-noise bias voltage to avalanche photodiodes (APDs) or laser diodes in fiber-optic transceivers. IC Role / Device Role / Timing Role: Low-noise (11nV/√Hz), low-drift (±5µV/°C) amplifier regulating APD reverse-bias voltage with high PSRR (112dB). Use Value: Suppresses supply-induced photocurrent ripple, improving receiver sensitivity and bit-error-rate (BER) performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1490AIS8#PBF | Lower supply (±40V), lower GBW (1.2MHz), higher input bias (250pA), SO-8 package | Not suitable for ±70V or >5MHz bandwidth requirements; limited to medium-voltage, low-speed precision apps | Select only when supply <±40V and bandwidth <2MHz suffice; avoids TSSOP layout complexity. |
| OPA454AIDDA | Higher supply (±50V), higher IQ (7mA), no TFLAG/OD, SO-8 package, no guard pins | Lacks thermal protection and logic interface; unsuitable for autonomous shutdown or guarded sensor nodes | Choose when simple high-voltage gain is needed without thermal monitoring or ultra-low leakage. |
Compared with LT1490AIS8#PBF and OPA454AIDDA, the LTC6090CFE-5#PBF uniquely combines ±70V operation, noise-gain stability, integrated thermal flag, and guard-enabled TSSOP packaging - making it the only option for precision, self-protected, high-impedance HV amplification in space-constrained designs.
Availability
LTC6090CFE-5#PBF is available at Aetrix Electronics and suitable for photodiode amplification, piezo actuation, and high-voltage DAC buffering requiring stable component supply across industrial, test & measurement, and optical networking programs.
Supply support for LTC6090CFE-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its legacy of high-performance analog ICs, particularly in precision, power, and signal conditioning domains.
The LTC6090CFE-5#PBF belongs to Linear's high-voltage precision op-amp family, engineered specifically for applications demanding rail-to-rail output, picoamp input bias, and robust thermal protection in ±70V systems.
FAQ
What is the minimum noise gain required for stable operation of the LTC6090CFE-5#PBF?
The LTC6090CFE-5#PBF is specified for stable operation at noise gain ≥5. Unlike the unity-gain-stable LTC6090, this variant requires closed-loop configurations with gain of 5 or higher to prevent oscillation. This is achieved via internal compensation optimized for high-gain precision applications, and external feedback networks must respect this constraint to ensure phase margin >60°.
How does the COM pin function in the LTC6090CFE-5#PBF, and what happens if it is left floating?
The COM pin on the LTC6090CFE-5#PBF serves as the reference voltage for OD and TFLAG logic levels. If left floating, an internal resistive divider pulls COM to ~30% above mid-supply (e.g., ~21V with ±70V supplies), which may violate absolute maximum ratings for OD/COM or TFLAG/COM (–3V to +7V). For reliable low-voltage interfacing, COM must be tied to the system's low-voltage ground.
Can the LTC6090CFE-5#PBF drive 200pF capacitive loads without instability?
Yes, the LTC6090CFE-5#PBF is characterized to drive up to 200pF of capacitive load while maintaining stability in noise-gain ≥5 configurations. This capability is verified in the datasheet's small-signal transient response plots and is enabled by its internal compensation and robust output stage. For loads >200pF, external isolation resistance or feedback capacitance may be required.
What is the purpose of the GUARD pins on the LTC6090CFE-5#PBF TSSOP package?
The eight GUARD pins (Pins 2,3,6,7,10,11,13,15) on the LTC6090CFE-5#PBF enable construction of a continuous PCB guard ring around the –IN and +IN traces. This reduces surface leakage currents and improves common-mode rejection in ultra-high-impedance applications like photodiode amplifiers, where even femtoamp leakage degrades accuracy.
Does the LTC6090CFE-5#PBF provide thermal protection, and how is it implemented?
Yes, the LTC6090CFE-5#PBF includes dual thermal protection: (1) TFLAG open-drain output activates at 145°C die temperature (5°C hysteresis), and (2) hard thermal shutdown triggers at 175°C. When TFLAG is tied to OD, the output stage disables automatically upon TFLAG assertion, preventing junction temperatures from exceeding 150°C - a critical reliability threshold.
LTC6090CFE-5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 37V/µs
- Gain Bandwidth Product:
- 24 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 330 µV
- Current - Supply:
- 2.8mA
- Current - Output / Channel:
- 90 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 140 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP-EP
LTC6090CFE-5#PBF FAQ
1.How can I place an order for LTC6090CFE-5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6090CFE-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6090CFE-5#PBF reliable?
The price and inventory of LTC6090CFE-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6090CFE-5#PBF is usually 5 days.
3.What payment methods are accepted for LTC6090CFE-5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6090CFE-5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6090CFE-5#PBF?
LTC6090CFE-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6090CFE-5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6090CFE-5#PBF?
For technical support, including LTC6090CFE-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6090CFE-5#PBF requirements.
6.How does Aetrix verify that LTC6090CFE-5#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6090CFE-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6090CFE-5#PBF meets industry standards.
7.What is the process for return or replacement of LTC6090CFE-5#PBF?
All LTC6090CFE-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6090CFE-5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6090CFE-5#PBF part is unused and in its original packaging.
Return procedure for LTC6090CFE-5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6090CFE-5#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

