Analog Devices Inc. LTC6090CFE#TRPBF
- Part No.:
- LTC6090CFE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC6090CFE#TRPBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,067
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6090CFE#TRPBF from Analog Devices (formerly Linear Technology) is a high-voltage, precision CMOS rail-to-rail output operational amplifier optimized for ±70V (140V total) supply operation. It delivers 12MHz gain-bandwidth product, 21V/µs slew rate, 50mA output drive, and picoamp input bias current (50pA max), enabling high-impedance buffering and high-gain signal conditioning in photodiode amplifiers and piezo drivers.
For engineers reviewing the LTC6090CFE#TRPBF datasheet, LTC6090CFE#TRPBF pinout, LTC6090CFE#TRPBF application, or LTC6090CFE#TRPBF equivalent, key selection criteria include guaranteed 130dB CMRR over ±67V common-mode range, thermal warning flag (TFLAG) activation at 145°C, output disable (OD) control referenced to COM pin, and compatibility with 200pF capacitive loads without instability.
Technical Context
The LTC6090CFE#TRPBF uses a proprietary high-voltage CMOS process to achieve rail-to-rail output swing while maintaining low offset drift (±5µV/°C max) and ultra-low 1/f noise (3.5µVP-P, 0.1Hz–10Hz). Its input stage incorporates back-to-back diodes and current-limiting resistors for robust ESD and overvoltage protection up to ±12V differential.
Internal thermal monitoring triggers an open-drain TFLAG output at 145°C with 5°C hysteresis, and a secondary shutdown activates at 175°C. The OD pin disables only the output stage-leaving input and bias circuits active-reducing quiescent current to 580µA typical while preserving fast wake-up response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±4.75V to ±70V (140V total); supports unbalanced split supplies like +100V/–40V |
| Input Bias Current | 50pA maximum at ±70V; enables femtoamp-level leakage-critical applications |
| Input Offset Voltage | ±1.25mV maximum; ensures <0.2% error in 600V full-scale measurement systems |
| CMRR | 130dB minimum over ±67V common-mode range; rejects high-voltage supply ripple |
| Slew Rate | 21V/µs; supports 125VP–P sine wave output at 40kHz full-power bandwidth |
| Output Drive | ±50mA continuous; drives 2kΩ load to ±60V with <10mV droop at 10mA |
| Thermal Warning Threshold | TFLAG activates at 145°C die temperature; provides early overtemperature alert before shutdown |
Pinout & Package
The LTC6090CFE#TRPBF is housed in a 16-lead thermally enhanced TSSOP package (FE) with exposed pad (Pin 17) electrically connected to V–. The exposed pad must be soldered to PCB for thermal management (θJC = 10°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| COM (Pin 1) | Common reference node for OD and TFLAG logic | Defines 0V reference for low-voltage interface; internal divider sets ~30% of mid-supply if floating |
| –IN (Pin 4) | Inverting input | Operates from V– + 3V to V+ – 3V; guarded pins (2,3,6,7,10,11,13,15) reduce leakage in high-Z layouts |
| +IN (Pin 5) | Noninverting input | Same common-mode range as –IN; guard ring routing around –IN improves photodiode amp stability |
| V– (Pin 8, Exposed Pad Pin 17) | Negative supply and thermal path | Must connect exposed pad to V– plane; primary heat removal path; electrically tied to Pin 8 |
| TFLAG (Pin 9, Pin 17) | Open-drain thermal warning output | Sinks 200µA typical when die ≥145°C; requires external pull-up for logic-level signaling |
| OUT (Pin 12) | Rail-to-rail output stage | Drives ±60V into 10kΩ; forward-biases ESD diodes if driven beyond V– or V+ |
| V+ (Pin 14) | Positive supply | Accepts up to +70V; bypass with 0.1µF ceramic capacitor close to pin |
| OD (Pin 16) | Active-low output disable | Pulled up internally by 2MΩ; pulls low ≤0.65V relative to COM to disable output stage only |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Delivers ±60V into 10kΩ load with <10mV saturation margin, enabling direct high-voltage DAC buffering |
| Guard pin architecture | Eight dedicated guard pins (2,3,6,7,10,11,13,15) allow full guard ring implementation around –IN for sub-pA leakage control |
| Thermal protection hierarchy | Two-tier safety: TFLAG warning at 145°C (5°C hysteresis) + hard shutdown at 175°C (7°C hysteresis) |
| Output disable with standby mode | OD pin disables only output stage-input and bias remain powered-enabling <3µs wake-up time from shutdown |
| High-voltage input protection | Integrated Zener clamps and current-limiting resistors protect inputs against ±12V differential transients and ESD events |
Applications
| Photodiode Amplifier | Piezo Driver |
|---|---|
Use Scenario: Amplifying low-current signals from large-area photodiodes in optical power meters or spectrometers. IC Role / Device Role / Timing Role: Transimpedance amplifier with 1GΩ feedback resistor, operating at ±70V to maximize dynamic range and minimize Johnson noise. Use Value: 50pA input bias current prevents signal corruption; 3.5µVP-P 0.1Hz–10Hz noise ensures stable DC photocurrent measurement. | Use Scenario: Driving high-capacitance piezoelectric actuators in precision positioning stages or inkjet printheads. IC Role / Device Role / Timing Role: High-slew-rate voltage driver delivering ±100VP-P waveforms with <1% distortion up to 10kHz. Use Value: 21V/µs slew rate and 200pF capacitive load drive capability enable clean step response without ringing or overshoot. |
| High Voltage DAC Buffer | Optical Networking Bias Supply |
Use Scenario: Buffering 16-bit DAC outputs in programmable high-voltage power supplies for semiconductor test equipment. IC Role / Device Role / Timing Role: Precision unity-gain buffer isolating DAC core from load variations while maintaining ±1.25mV offset accuracy. Use Value: 130dB CMRR rejects supply ripple; rail-to-rail output ensures full DAC code utilization across ±70V range. | Use Scenario: Providing stable, low-noise bias voltage to avalanche photodiodes (APDs) in fiber-optic receivers. IC Role / Device Role / Timing Role: Low-drift, low-noise voltage reference amplifier generating 80–120V bias with <5µV/°C drift compensation. Use Value: ±5µV/°C offset drift minimizes temperature-induced APD gain variation; 11nV/√Hz noise density preserves signal integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1490AIS8#PBF | Lower supply (±40V), lower slew (0.5V/µs), no TFLAG/OD, SO-8 only | Not suitable for >±40V or thermal-critical designs; lacks guard pins and high-CMRR performance | Select when cost-sensitive, low-voltage (<±40V), non-thermal-monitored applications require basic precision |
| OPA454AIDDA | Higher supply (±50V), higher IQ (7mA), no guard pins, no TFLAG, single-channel only | Cannot match LTC6090CFE#TRPBF's 140V capability, pA bias, or thermal warning functionality | Choose only if needing higher output current (100mA) at moderate voltage (±50V) without thermal monitoring |
Compared with LT1490AIS8#PBF and OPA454AIDDA, the LTC6090CFE#TRPBF uniquely combines 140V operation, picoamp input bias, integrated thermal warning, and guard-pin layout support-making it the only option for precision photodiode and piezo applications demanding both ultra-high voltage and ultra-low leakage.
Availability
LTC6090CFE#TRPBF is available at Aetrix Electronics and suitable for photodiode amplifiers, piezo drivers, and high-voltage DAC buffers requiring stable component supply across industrial, test & measurement, and optical networking programs.
Supply support for LTC6090CFE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017, inheriting its legacy of high-performance analog ICs including precision op-amps, voltage references, and power management solutions.
The LTC6090CFE#TRPBF belongs to Linear's high-voltage precision op-amp family, engineered specifically for applications demanding rail-to-rail output, ultra-low input bias, and robust thermal protection in ±70V systems.
FAQ
What is the maximum safe operating supply voltage for the LTC6090CFE#TRPBF?
The LTC6090CFE#TRPBF has an absolute maximum total supply voltage of 150V (V+ to V–), but its specified operating range is ±4.75V to ±70V (140V total). Operation at 140V is fully characterized and supported across all electrical specifications-including 12MHz GBW and 21V/µs slew rate-with proper thermal management via the exposed V– pad.
How does the COM pin function in the LTC6090CFE#TRPBF, and what happens if left floating?
The COM pin on the LTC6090CFE#TRPBF serves as the reference voltage for OD and TFLAG logic levels. If left floating, an internal resistive divider pulls COM to approximately 30% above mid-supply (e.g., ~21V with ±70V supplies). For reliable low-voltage interfacing, COM must be tied to the system ground or controlled voltage source-never left unconnected in production designs.
Can the LTC6090CFE#TRPBF drive a 200pF capacitive load without external compensation?
Yes-the LTC6090CFE#TRPBF is explicitly characterized to drive up to 200pF capacitive loads stably without external compensation. This capability is validated across its full gain-bandwidth range and is critical for driving piezo elements and long cables in high-voltage instrumentation, where added capacitance would otherwise cause peaking or oscillation.
What is the purpose of the guard pins on the LTC6090CFE#TRPBF TSSOP package?
The LTC6090CFE#TRPBF features eight dedicated guard pins (Pins 2,3,6,7,10,11,13,15) that enable construction of a continuous guard ring around high-impedance nodes like –IN. This reduces PCB surface leakage and stray capacitance, preserving sub-picoamp input bias performance-essential for photodiode and electrometer applications where even 1pA error degrades accuracy.
Does the LTC6090CFE#TRPBF have built-in thermal shutdown, and how does TFLAG differ from it?
The LTC6090CFE#TRPBF implements dual thermal protection: the TFLAG pin is an open-drain warning output active at 145°C (with 5°C hysteresis), while a secondary hard shutdown engages at 175°C (7°C hysteresis). TFLAG allows system-level thermal management (e.g., throttling or fan control), whereas the 175°C shutdown forcibly disables the output stage to prevent permanent damage-both mechanisms operate independently and are guaranteed across temperature grades.
LTC6090CFE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 21V/µs
- Gain Bandwidth Product:
- 12 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 330 µV
- Current - Supply:
- 2.8mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 140 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP-EP
LTC6090CFE#TRPBF FAQ
1.How can I place an order for LTC6090CFE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6090CFE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6090CFE#TRPBF reliable?
The price and inventory of LTC6090CFE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6090CFE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC6090CFE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6090CFE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6090CFE#TRPBF?
LTC6090CFE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6090CFE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6090CFE#TRPBF?
For technical support, including LTC6090CFE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6090CFE#TRPBF requirements.
6.How does Aetrix verify that LTC6090CFE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC6090CFE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6090CFE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC6090CFE#TRPBF?
All LTC6090CFE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6090CFE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6090CFE#TRPBF part is unused and in its original packaging.
Return procedure for LTC6090CFE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6090CFE#TRPBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

