Analog Devices Inc. LTC6090HS8E-5#PBF
- Part No.:
- LTC6090HS8E-5#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
LTC6090HS8E-5#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,772
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6090HS8E-5#PBF from Analog Devices (formerly Linear Technology) is a high-voltage, precision rail-to-rail output operational amplifier optimized for noise gain ≥5 configurations. It operates from ±4.75V to ±70V supplies (140V total), delivers 50mA output current, features 12MHz gain-bandwidth product and 21V/µs slew rate, and is rated for –40°C to 125°C junction temperature - ideal for high-voltage DAC buffering, piezo drivers, and photodiode amplification.
For engineers reviewing the LTC6090HS8E-5#PBF datasheet, LTC6090HS8E-5#PBF pinout, LTC6090HS8E-5#PBF application, or LTC6090HS8E-5#PBF equivalent, key selection criteria include guaranteed thermal performance up to 125°C, picoamp input bias current (≤50pA), low 1.25mV max offset voltage, 130dB CMRR, and SOIC-8E thermally enhanced package with exposed V– pad.
Technical Context
The LTC6090HS8E-5#PBF uses a proprietary CMOS process enabling rail-to-rail output swing while maintaining precision DC performance under high supply voltages. Its internal architecture includes a differential drive generator, thermal sensor with 145°C activation threshold, open-drain TFLAG output, and active-low OD pin with 2MΩ internal pull-up.
It supports stable operation in noise gain ≥5 configurations only (not unity-gain stable), features guard pins in TSSOP variants (not present in SOIC-8E), and integrates input protection with Zener clamping and ESD structures. The COM pin establishes a logic-reference ground for interfacing OD/TFLAG to low-voltage controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±4.75V to ±70V (140V total); enables direct interface with high-voltage rails without external level-shifting. |
| Gain-Bandwidth Product | 12MHz (typ); supports closed-loop bandwidths up to ~2.4MHz at noise gain = 5 for precision high-voltage signal conditioning. |
| Slew Rate | 21V/µs (min); ensures fast settling of large-signal transients in piezo actuator or HV regulator control loops. |
| Input Bias Current | ≤50pA (max at ±70V); preserves signal integrity in ultra-high-impedance photodiode or sensor front-ends. |
| Input Offset Voltage | ≤1.25mV (max); minimizes DC error in precision HV DAC buffers and closed-loop reference circuits. |
| CMRR | ≥130dB (min); rejects common-mode interference in noisy industrial HV environments. |
| Thermal Range | –40°C to 125°C (junction); qualified for extended-temperature industrial and automotive under-hood applications. |
Pinout & Package
Package: 8-Lead Plastic SOIC with Exposed Pad (S8E). Exposed pad (Pin 9) is electrically connected to V– and must be soldered to PCB for thermal management (θJC = 5°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V– (Pin 4, Exposed Pad Pin 9) | Negative Supply Rail | Primary return path for power and thermal dissipation; exposed pad must be connected to V– plane for safe operation at full 140V supply. |
| OD (Pin 8) | Output Disable Control | Active-low logic input; internal 2MΩ pull-up enables output by default; sinking ≤0.65V relative to COM disables output stage while preserving input bias. |
| V+ (Pin 7) | Positive Supply Rail | Accepts up to +70V; requires local 0.1µF ceramic bypass capacitor for stability under high-voltage transient loads. |
| OUT (Pin 6) | Amplifier Output | Rail-to-rail capable (±70V swing); limited by ESD diodes - avoid forward-biasing beyond V– or V+ to prevent damage. |
| TFLAG (Pin 5) | Thermal Warning Flag | Open-drain output sinking ≥70µA when die temperature ≥145°C; used to auto-disable OD or trigger system-level thermal shutdown. |
| COM (Pin 1) | Logic Reference Ground | Internal resistive divider sets ~30% above mid-supply if floating; must be tied to low-voltage ground for safe OD/TFLAG interfacing. |
| –IN (Pin 2) | Inverting Input | High-impedance CMOS node with VCM = V– + 3V to V+ – 3V; guarded layout recommended to minimize leakage in >100MΩ applications. |
| +IN (Pin 3) | Noninverting Input | Matches –IN specs; differential input capacitance is 5pF, common-mode capacitance is 9pF - critical for stability in high-Z feedback networks. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output stage | Delivers ±70V swing into 10kΩ load with <500mV headroom, enabling direct drive of HV actuators without external level-shifting. |
| Thermal warning & auto-shutdown | TFLAG activates at 145°C with 5°C hysteresis; tying TFLAG to OD provides autonomous output disable before reaching 150°C absolute maximum junction temperature. |
| Picoamp input bias current | ≤50pA at ±70V supply ensures minimal error in photodiode transimpedance amplifiers and high-resistance sensor interfaces. |
| Noise gain ≥5 stability | Optimized for fixed-gain ≥5 configurations (e.g., HV DAC buffer AV = 10), reducing phase margin risk vs. unity-gain alternatives. |
| Exposed-pad SOIC-8E package | θJC = 5°C/W enables reliable operation at full 140V supply with proper PCB copper area - reduces need for external heatsinks. |
Applications
| High-Voltage DAC Buffer | Piezo Actuator Driver |
|---|---|
Use Scenario: Driving ±70V output from a 16-bit DAC (e.g., LTC2641) in precision motion control systems. IC Role / Device Role / Timing Role: Precision voltage follower/buffer with gain = 10, rejecting supply ripple via 130dB CMRR and minimizing offset drift (±5µV/°C). Use Value: Maintains 16-bit linearity by limiting total offset error to <1.25mV and ensuring <0.1% gain error over temperature. | Use Scenario: Generating fast, high-fidelity waveforms (e.g., 140VP-P sine) for nanopositioning stages in semiconductor metrology tools. IC Role / Device Role / Timing Role: High-slew-rate (21V/µs), low-noise (11nV/√Hz) driver delivering 50mA peak current into capacitive piezo loads up to 200pF. Use Value: Enables sub-millisecond step response and <–90dBc harmonic distortion at 1kHz, critical for nanometer-level positioning accuracy. |
| Photodiode Transimpedance Amplifier | High-Voltage Regulator Error Amplifier |
Use Scenario: Converting weak photocurrents (<1nA) from UV/IR detectors into measurable voltage signals in analytical instrumentation. IC Role / Device Role / Timing Role: Ultra-low-input-bias (≤50pA), low-noise (3.5µVP-P, 0.1–10Hz) transimpedance amplifier with guarded input traces. Use Value: Achieves femtoamp-level resolution by minimizing input current error and Johnson noise contribution from feedback resistor. | Use Scenario: Closing feedback loop in ±60V linear regulators for test equipment requiring <10ppm output stability. IC Role / Device Role / Timing Role: High-open-loop-gain (>1000 V/mV) error amplifier with low offset drift (±5µV/°C) and high PSRR (112dB) rejecting supply noise. Use Value: Reduces output voltage drift to <0.5mV over –40°C to 125°C, meeting tight regulation specs for calibration-grade power supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC6090HS8E#PBF | Unity-gain stable; higher input offset voltage (max 1.25mV same), but lacks noise-gain restriction - usable in AV = 1 configurations. | Suitable where variable gain or unity-gain buffering is required; not drop-in due to stability differences. | Select LTC6090HS8E#PBF only if circuit requires AV = 1; otherwise LTC6090HS8E-5#PBF offers better phase margin at fixed high gains. |
| OPA454AIDDA | Wider supply range (±100V), lower slew rate (10V/µs), higher input bias (200pA), no TFLAG/OD pins. | Better for ultra-HV (>±70V) but less suitable for precision low-drift or thermally managed systems. | Choose OPA454AIDDA only when >±70V operation is mandatory; LTC6090HS8E-5#PBF excels in precision, thermal safety, and noise performance within ±70V. |
Compared with LTC6090HS8E#PBF, the LTC6090HS8E-5#PBF trades unity-gain stability for improved phase margin at noise gain ≥5 - enhancing robustness in fixed-gain HV buffers. Versus OPA454AIDDA, it delivers superior DC precision, integrated thermal protection, and lower input current at the cost of maximum supply voltage headroom.
Availability
LTC6090HS8E-5#PBF is available at Aetrix Electronics and suitable for high-voltage DAC buffering, piezo actuator driving, and photodiode amplification requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC6090HS8E-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its legacy of high-performance analog ICs, particularly in precision, high-voltage, and signal-chain solutions.
The LTC6090HS8E-5#PBF belongs to Linear's high-voltage precision op-amp family, designed specifically for applications demanding rail-to-rail output swing, picoamp input bias, and robust thermal management in ±70V systems.
FAQ
What is the minimum noise gain required for stable operation of the LTC6090HS8E-5#PBF?
The LTC6090HS8E-5#PBF is specified for stable operation only at noise gain ≥5. Attempting unity-gain or gain-of-2 configurations may cause oscillation or excessive ringing. This is a hard design constraint - not a recommendation - enforced by internal compensation. Always verify stability with load and parasitic capacitance in final layout.
How does the COM pin function in the LTC6090HS8E-5#PBF, and what happens if left floating?
The COM pin on the LTC6090HS8E-5#PBF serves as the reference for OD and TFLAG logic levels. If left floating, an internal resistive divider pulls it to ~30% above mid-supply (e.g., ~21V at ±70V), risking violation of the –3V to +7V OD-COM/TFLAG-COM absolute maximum rating. Always tie COM to low-voltage ground for safe interfacing.
Can the LTC6090HS8E-5#PBF drive 200pF capacitive loads stably?
Yes - the LTC6090HS8E-5#PBF is explicitly characterized to drive up to 200pF of load capacitance while maintaining stability at noise gain ≥5. However, layout parasitics and feedback network impedance significantly affect phase margin; always use low-inductance routing and consider small series resistance (e.g., 10–50Ω) in the feedback path for marginal cases.
What is the purpose of the exposed pad on the LTC6090HS8E-5#PBF SOIC-8E package, and how must it be connected?
The exposed pad (Pin 9) on the LTC6090HS8E-5#PBF is electrically connected to V– and serves as the primary thermal conduction path. It must be soldered to a PCB copper area tied to the V– plane using ≥4 thermal vias. Failure to do so raises θJA from ~33°C/W to >100°C/W, risking thermal shutdown or reliability degradation at full 140V supply.
Does the LTC6090HS8E-5#PBF provide overtemperature protection, and how does TFLAG interact with OD?
Yes - the LTC6090HS8E-5#PBF includes dual thermal protection: TFLAG asserts at 145°C (with 5°C hysteresis), and hard thermal shutdown triggers at 175°C. Connecting TFLAG directly to OD creates autonomous output disable - when TFLAG sinks current, OD is pulled low, disabling the output stage before junction temperature reaches 150°C.
LTC6090HS8E-5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 37V/µs
- Gain Bandwidth Product:
- 24 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 330 µV
- Current - Supply:
- 2.8mA
- Current - Output / Channel:
- 90 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 140 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
LTC6090HS8E-5#PBF FAQ
1.How can I place an order for LTC6090HS8E-5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6090HS8E-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6090HS8E-5#PBF reliable?
The price and inventory of LTC6090HS8E-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6090HS8E-5#PBF is usually 5 days.
3.What payment methods are accepted for LTC6090HS8E-5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6090HS8E-5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6090HS8E-5#PBF?
LTC6090HS8E-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6090HS8E-5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6090HS8E-5#PBF?
For technical support, including LTC6090HS8E-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6090HS8E-5#PBF requirements.
6.How does Aetrix verify that LTC6090HS8E-5#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6090HS8E-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6090HS8E-5#PBF meets industry standards.
7.What is the process for return or replacement of LTC6090HS8E-5#PBF?
All LTC6090HS8E-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6090HS8E-5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6090HS8E-5#PBF part is unused and in its original packaging.
Return procedure for LTC6090HS8E-5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6090HS8E-5#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

