Analog Devices Inc. LTC6090IFE#PBF
- Part No.:
- LTC6090IFE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC6090IFE#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,144
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6090IFE#PBF from Analog Devices (acquired Linear Technology) is a high-voltage, precision rail-to-rail output CMOS op amp designed for ±70V (140V total) supply operation. It delivers 50mA output drive, 12MHz gain-bandwidth product, 21V/µs slew rate, and 50pA max input bias current - enabling high-impedance buffering and high-gain amplification in photodiode, piezo driver, and high-voltage DAC buffer applications.
For engineers reviewing the LTC6090IFE#PBF datasheet, LTC6090IFE#PBF pinout, LTC6090IFE#PBF application, or LTC6090IFE#PBF equivalent, key selection criteria include guaranteed ±70V supply capability, thermal warning flag (TFLAG), output disable (OD) control, guard ring support in TSSOP-16E package, and verified performance across –40°C to 85°C junction temperature range.
Technical Context
The LTC6090IFE#PBF implements a proprietary high-voltage CMOS process with differential input stage, rail-to-rail output stage capable of sourcing/sinking 50mA, and integrated die temperature sensor feeding an open-drain TFLAG output active above 145°C. Its unity-gain stability supports direct use in voltage follower configurations without external compensation.
It features dedicated COM pin for low-voltage logic interfacing, OD pin with internal 2MΩ pull-up and 0.65V logic threshold referenced to COM, and eight guard pins in the FE package to support guard-ring layouts that reduce leakage and improve input impedance integrity at high common-mode voltages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±4.75V to ±70V (140V total); enables single-supply 140V or split ±70V operation in HV regulators and ATE systems |
| Input Bias Current | 50pA max at ±70V; preserves signal integrity in photodiode and electrometer-grade high-Z sensor interfaces |
| Input Offset Voltage | ±1.25mV max; ensures <100ppm DC error in precision HV DAC buffers and closed-loop regulator feedback |
| Gain-Bandwidth Product | 12MHz; supports stable closed-loop gain ≥10 at >1MHz in piezo driver and optical networking front-ends |
| Slew Rate | 21V/µs; delivers full-scale 125VP–P output within 6µs for fast HV step response in test equipment |
| Output Drive | ±50mA continuous; drives 200pF capacitive loads directly without external boost, critical for piezo actuator control |
| Thermal Warning Threshold | TFLAG activates at 145°C with 5°C hysteresis; provides early overtemperature indication before shutdown at 175°C |
Pinout & Package
Package: 16-lead plastic TSSOP with exposed pad (Pin 17 = V–), rated for –40°C to 85°C operating junction temperature, θJC = 10°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| COM (Pin 1) | Logic reference node | Establishes common ground for OD/TFLAG interface to microcontrollers; floats to ~30% of mid-supply if unconnected |
| –IN (Pin 4) | Inverting input | High-impedance node with V–+3V to V+–3V common-mode range; guarded by adjacent pins in TSSOP layout |
| +IN (Pin 5) | Noninverting input | Same CMR as –IN; guard pins (2,3,6,7,10,11,13,15) enable PCB guard ring to minimize leakage currents |
| V– (Pin 8, Exposed Pad Pin 17) | Negative supply rail | Electrically tied to exposed thermal pad; must be soldered to PCB V– plane for thermal management and noise reduction |
| TFLAG (Pin 9, Pin 17) | Open-drain thermal flag | Sinks 200µA when die temp >145°C; requires external pull-up to COM or logic supply for clean digital signaling |
| OUT (Pin 12) | Amplifier output | Rail-to-rail stage capable of ±70V swing into 10kΩ; avoid forward-biasing ESD diodes by staying within V– to V+ range |
| V+ (Pin 14) | Positive supply rail | Accepts up to +70V; bypass with 0.1µF ceramic capacitor close to pin for stability under high-frequency load transients |
| OD (Pin 16) | Active-low output disable | Pulled high internally; drives output stage into high-Z state when ≤COM+0.65V, reducing quiescent current to 580µA |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output stage | Delivers full ±70V swing into 10kΩ load while maintaining linearity and low distortion (<–90dBc at 10kHz) |
| Integrated thermal protection | Dual-stage safety: TFLAG warning at 145°C (5°C hysteresis) and hard shutdown at 175°C (7°C hysteresis) |
| Guard ring support | Eight dedicated guard pins in TSSOP-16E enable PCB guard rings around inputs, reducing leakage to <1pA at 100V CM |
| Low-noise precision architecture | 3.5µVP–P (0.1–10Hz), 11nV/√Hz @1kHz, and 130dB CMRR ensure stable DC accuracy in high-gain sensor interfaces |
| Robust input protection | Back-to-back Zeners and current-limiting resistors protect against ±12V differential input stress and ESD events per IEC 61000-4-2 Level 4 |
Applications
| Photodiode Amplifier | Piezo Driver |
|---|---|
Use Scenario: Amplifying low-current signals from large-area photodiodes in optical power meters and spectrometers. IC Role / Device Role / Timing Role: Transimpedance amplifier with ultra-low input bias current (50pA max) and high CMRR (130dB) to reject ambient light interference. Use Value: Enables sub-picoamp current resolution without guard ring leakage degradation; TSSOP guard pins allow PCB-level shielding. | Use Scenario: Driving high-capacitance piezoelectric actuators in precision positioning stages and adaptive optics. IC Role / Device Role / Timing Role: High-voltage, high-slew-rate buffer delivering ±70V at 21V/µs into 200pF loads without external boost. Use Value: Eliminates need for discrete HV transistor stages; OD pin allows safe power-down during idle motion phases. |
| High Voltage DAC Buffer | Optical Networking Transimpedance |
Use Scenario: Buffering 16-bit DAC outputs in programmable HV supplies for semiconductor test equipment. IC Role / Device Role / Timing Role: Precision unity-gain follower with ±1.25mV offset and 12MHz GBW to maintain monotonicity and settling time <2.5µs. Use Value: Maintains 16-bit linearity across full ±70V range; COM pin simplifies isolation from low-voltage DAC controller logic. | Use Scenario: Front-end transimpedance amplifier in 10G/25G optical receiver modules with APD bias control. IC Role / Device Role / Timing Role: Low-noise, high-common-mode amplifier with guard ring support to reject substrate coupling in hybrid RF/HV IC packages. Use Value: 11nV/√Hz noise density and 130dB CMRR suppress common-mode noise from adjacent laser drivers; TFLAG monitors thermal stress during burst-mode operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1490AIS8#PBF | Lower supply (±40V), lower slew (0.5V/µs), no TFLAG/OD, SO-8 only | Not suitable for ±70V or fast HV step applications; lacks thermal monitoring and output disable | Select only for cost-sensitive, lower-voltage (<±40V), non-critical thermal environments where guard ring and 50mA drive are unnecessary |
| OPA454AIDDA | Higher supply (±50V), higher IQ (7mA), no guard pins, no TFLAG, DDA-8 package | Cannot reach ±70V; lacks thermal flag and guard ring; unsuitable for photodiode or optical networking guard requirements | Consider only for industrial HV amplification where ±50V suffices and thermal monitoring is handled externally |
Compared with LT1490AIS8#PBF and OPA454AIDDA, the LTC6090IFE#PBF uniquely combines ±70V operation, 50mA drive, integrated TFLAG/OD, and TSSOP guard pins - making it the only option supporting photodiode amplifiers, piezo drivers, and optical networking front-ends requiring full 140V compliance and board-level leakage control.
Availability
LTC6090IFE#PBF is available at Aetrix Electronics and suitable for high-voltage DAC buffering, piezo actuator control, photodiode signal conditioning, and optical networking transimpedance amplification requiring stable component supply across extended temperature and high-reliability production cycles.
Supply support for LTC6090IFE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, formed through the acquisition of Linear Technology in 2017.
The LTC6090 product line was developed by Linear Technology to address precision high-voltage signal conditioning needs in test equipment, medical imaging, optical infrastructure, and industrial automation - emphasizing rail-to-rail output, ultra-low input bias, and integrated thermal safety.
FAQ
What is the maximum supply voltage rating for the LTC6090IFE#PBF?
The LTC6090IFE#PBF has an absolute maximum total supply voltage (V+ to V–) of 150V, with recommended operation up to ±70V (140V total). Operation beyond ±70V risks exceeding safe operating area limits and may trigger thermal shutdown. The device is fully characterized and guaranteed across ±4.75V to ±70V, including PSRR >112dB and CMRR >130dB at full range.
Does the LTC6090IFE#PBF support rail-to-rail input common-mode range?
No, the LTC6090IFE#PBF does not support rail-to-rail input. Its specified input common-mode voltage range is V–+3V to V+–3V (e.g., –67V to +67V at ±70V supplies), guaranteed by 130dB CMRR. This 3V margin prevents input stage saturation and maintains precision; attempting to operate outside this range degrades offset, CMRR, and noise performance.
How is the COM pin used in LTC6090IFE#PBF circuits?
The COM pin on the LTC6090IFE#PBF serves as the reference node for OD and TFLAG logic levels. It must be tied to low-voltage system ground (e.g., MCU logic ground) to define valid 0.65V/1.8V thresholds for OD activation and TFLAG pull-down. If left floating, COM rises to ~30% of mid-supply due to internal resistive divider, invalidating OD/TFLAG interfacing and risking latch-up.
Can the LTC6090IFE#PBF drive capacitive loads up to 200pF without oscillation?
Yes, the LTC6090IFE#PBF is explicitly characterized to drive up to 200pF capacitive loads stably in unity-gain configuration, as confirmed in the datasheet's "Small Signal Frequency Response" plots and "Phase Margin" specification (60° min at RL=10kΩ, CL=50pF). For loads >100pF, use feedback resistor values ≥10kΩ and minimize parasitic capacitance at the output node.
What is the function of the guard pins in the LTC6090IFE#PBF TSSOP package?
The eight guard pins (Pins 2,3,6,7,10,11,13,15) in the LTC6090IFE#PBF TSSOP package enable PCB-level guard rings around high-impedance inputs. When driven at the same potential as –IN/+IN (e.g., via unity-gain buffer), they reduce surface leakage and stray capacitance - critical for maintaining <1pA input bias in photodiode and electrometer applications operating at ±70V common-mode.
LTC6090IFE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 21V/µs
- Gain Bandwidth Product:
- 12 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 330 µV
- Current - Supply:
- 2.8mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 140 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP-EP
LTC6090IFE#PBF FAQ
1.How can I place an order for LTC6090IFE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6090IFE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6090IFE#PBF reliable?
The price and inventory of LTC6090IFE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6090IFE#PBF is usually 5 days.
3.What payment methods are accepted for LTC6090IFE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6090IFE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6090IFE#PBF?
LTC6090IFE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6090IFE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6090IFE#PBF?
For technical support, including LTC6090IFE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6090IFE#PBF requirements.
6.How does Aetrix verify that LTC6090IFE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6090IFE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6090IFE#PBF meets industry standards.
7.What is the process for return or replacement of LTC6090IFE#PBF?
All LTC6090IFE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6090IFE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6090IFE#PBF part is unused and in its original packaging.
Return procedure for LTC6090IFE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6090IFE#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

