Analog Devices Inc. LTC6090IS8E-5#PBF
- Part No.:
- LTC6090IS8E-5#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
LTC6090IS8E-5#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,833
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6090IS8E-5#PBF from Analog Devices (formerly Linear Technology) is a high-voltage, precision, unity-gain-unstable operational amplifier optimized for noise gain ≥5 configurations. It operates from ±4.75V to ±70V (140V total), delivers 50mA output drive, features 12MHz gain-bandwidth product and 21V/µs slew rate, and is used in high-voltage DAC buffering, piezo drivers, and photodiode amplification where rail-to-rail output swing up to ±70V is required.
For engineers reviewing the LTC6090IS8E-5#PBF datasheet, LTC6090IS8E-5#PBF pinout, LTC6090IS8E-5#PBF application, or LTC6090IS8E-5#PBF equivalent, key selection criteria include guaranteed stability at noise gain ≥5, picoamp input bias current (≤50pA), thermal warning flag (TFLAG) activation at 145°C, output disable (OD) control referenced to COM, and SOIC-8E thermally enhanced package with exposed V– pad.
Technical Context
The LTC6090IS8E-5#PBF employs a proprietary CMOS process enabling 140V supply operation while maintaining precision characteristics: 1.25mV max input offset voltage, ±5µV/°C max drift, and 11nV/√Hz input voltage noise density. Its internal architecture includes differential input stage with ESD protection, thermal sensor with hysteresis, and open-drain TFLAG output that sinks 200µA when die temperature exceeds 145°C.
It integrates an active output disable path controlled by OD pin (active-low, referenced to COM), allowing standby current reduction to ~580µA while preserving input bias integrity. The COM pin serves as a dedicated reference for low-voltage logic interfacing, with internal resistive divider establishing ~21V open-circuit voltage when floating, and absolute voltage limits of –3V to +7V relative to COM on OD and TFLAG pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±4.75V to ±70V (140V total); supports unbalanced split supplies (e.g., +100V/–40V) without sequencing concerns. |
| Gain-Bandwidth Product | 12MHz (typical); enables stable closed-loop operation at noise gain ≥5 with phase margin ≥60° into 10kΩ load. |
| Slew Rate | 21V/µs (typical); supports full-swing 140VP–P sine output at >40kHz without distortion. |
| Input Bias Current | ≤50pA (max at ±70V); preserves signal integrity in high-impedance sensor interfaces like photodiodes. |
| Output Drive | ±50mA (continuous RMS); drives capacitive loads up to 200pF while maintaining stability. |
| Thermal Warning Threshold | TFLAG activates at 145°C (±5°C hysteresis); provides early overtemperature indication before shutdown at 175°C. |
| Rail-to-Rail Output Swing | Within 10mV of rails (no load); delivers true ±70V output capability with <100mV headroom under 10mA load. |
Pinout & Package
Package: 8-Lead Plastic SOIC with Exposed Pad (S8E), RoHS-compliant, junction-to-case thermal resistance θJC = 5°C/W. Exposed pad (Pin 9) is electrically connected to V– and must be soldered to PCB for thermal performance.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| V– (Pin 4, Exposed Pad Pin 9) | Negative Supply Terminal | Primary return path for power and thermal dissipation; exposed pad must be connected to V– plane for low θJA. |
| OD (Pin 8) | Active-Low Output Disable Input | Referenced to COM; pulls low ≤0.65V relative to COM to disable output stage, reducing supply current to ~580µA. |
| V+ (Pin 7) | Positive Supply Terminal | Accepts up to +70V; requires local 0.1µF ceramic bypass capacitor placed near pin. |
| OUT (Pin 6) | Amplifier Output | Rail-to-rail capable; avoid forward-biasing ESD diodes by limiting output beyond V+ or below V–. |
| TFLAG (Pin 5) | Open-Drain Thermal Flag Output | Sinks 200µA (typ) when die temp >145°C; requires external pull-up to logic-compatible voltage. |
| COM (Pin 1) | Logic Reference Node | Establishes common reference for OD/TFLAG; floats to ~21V if unconnected; voltage range vs OD/TFLAG limited to –3V to +7V. |
| –IN (Pin 2) | Inverting Input | Common-mode range: V– +3V to V+ –3V; guarded layout recommended for high-Z applications. |
| +IN (Pin 3) | Noninverting Input | Same common-mode range as –IN; differential input capacitance is 5pF, common-mode is 9pF. |
Key Features
| Feature | Design Value |
|---|---|
| Noise Gain Stability | Guaranteed stable at noise gain ≥5 (LTC6090-5 variant), enabling higher closed-loop gain without external compensation. |
| Thermal Protection Architecture | Dual-stage: TFLAG warning at 145°C (5°C hysteresis) and hard shutdown at 175°C (7°C hysteresis) prevent reliability degradation above 150°C. |
| Low-Logic Interface Support | COM pin enables direct connection to 3.3V/5V microcontrollers; OD and TFLAG tolerate –3V to +7V relative to COM for robust level-shifting. |
| High-Voltage Precision Performance | 130dB min CMRR and 112dB min PSRR over full supply range ensure accuracy in noisy, high-voltage environments. |
| Guarded Layout Compatibility | SOIC-8E pinout isolates inputs from power/ground pins; supports guard ring implementation even without TSSOP guard pins. |
Applications
| High Voltage DAC Buffer | Piezo Actuator Driver |
|---|---|
Use Scenario: Buffering 16-bit DAC outputs (e.g., LTC2641) to generate precise ±70V analog control signals for industrial motion systems. IC Role / Device Role / Timing Role: High-impedance voltage follower with rail-to-rail output swing, minimizing gain error and settling time in high-resolution closed-loop control. Use Value: Enables full-scale DAC utilization without clipping; 12MHz GBW ensures <2.5µs 0.1% settling for 1V step, critical for fast position updates. | Use Scenario: Driving piezoelectric transducers in ultrasound imaging and nanopositioning stages requiring fast, high-voltage excitation pulses. IC Role / Device Role / Timing Role: High-slew-rate voltage amplifier delivering 21V/µs transient response into capacitive piezo loads up to 200pF. Use Value: Eliminates need for discrete HV transistor stages; integrated thermal flag prevents overheating during burst-mode operation. |
| Photodiode Transimpedance Amplifier | High Voltage Regulator Error Amplifier |
Use Scenario: Converting low-current photodiode signals (<100pA) into measurable voltage in optical sensing and spectroscopy systems. IC Role / Device Role / Timing Role: Ultra-low-input-bias-current op-amp configured as transimpedance amplifier with feedback resistor up to 1GΩ. Use Value: 50pA max input bias current minimizes dark-current error; 3.5µVP–P 0.1–10Hz noise ensures high SNR in low-light detection. | Use Scenario: Precision error amplification in ±60V linear regulators for test equipment and lab power supplies. IC Role / Device Role / Timing Role: High-common-mode-rejection comparator-like amplifier monitoring regulated output against reference in presence of large supply ripple. Use Value: 130dB CMRR rejects supply noise; ±70V output swing allows direct drive of pass transistor gates without level-shifting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1490AIS8#PBF | Lower supply range (±40V), lower GBW (1.2MHz), no TFLAG/OD, SOIC-8 package. | Not suitable for >±40V systems or thermal-critical designs; lacks output disable for power cycling. | Select only for cost-sensitive, lower-voltage (<±40V), non-thermal-monitored applications. |
| OPA454AIDDA | Higher supply (±50V), higher output current (50mA), but higher input bias (200pA), no thermal flag, 8-pin SO PowerPAD. | Acceptable for ±50V systems needing same drive; unsuitable where pA-level input bias or thermal warning is mandatory. | Choose when thermal monitoring is unnecessary and 200pA input bias is acceptable in ±50V designs. |
Compared with LT1490AIS8#PBF and OPA454AIDDA, the LTC6090IS8E-5#PBF uniquely combines ±70V operation, pA input bias, integrated thermal flag, and output disable-making it the only option for precision 140V systems requiring embedded safety and low-leakage sensing.
Availability
LTC6090IS8E-5#PBF is available at Aetrix Electronics and suitable for high-voltage DAC buffering, piezo actuator driving, and photodiode transimpedance amplification requiring stable component supply across industrial temperature ranges (–40°C to +85°C).
Supply support for LTC6090IS8E-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC6090 family was designed specifically for high-voltage precision signal conditioning-targeting applications demanding rail-to-rail output, ultra-low input bias, and robust thermal management in ±70V systems.
FAQ
What is the minimum noise gain required for stable operation of the LTC6090IS8E-5#PBF?
The LTC6090IS8E-5#PBF is specified for stable operation at noise gain ≥5. Unlike the unity-gain-stable LTC6090, this variant requires minimum noise gain of 5 to ensure ≥60° phase margin into 10kΩ loads. Attempting unity-gain configuration may cause oscillation or excessive overshoot.
How does the COM pin function in the LTC6090IS8E-5#PBF, and what happens if it is left unconnected?
If left unconnected, the COM pin of the LTC6090IS8E-5#PBF floats to ~21V due to an internal resistive divider. This voltage is referenced to V–, so proper logic interfacing requires tying COM to the low-voltage ground (e.g., 0V of a 3.3V MCU). Leaving it floating risks violating the –3V to +7V voltage limit between COM and OD/TFLAG pins.
Can the LTC6090IS8E-5#PBF safely drive a 200pF capacitive load?
Yes-the LTC6090IS8E-5#PBF is characterized to drive up to 200pF of capacitive load while maintaining stability in noise gain ≥5 configurations. For optimal performance, use feedback compensation (e.g., small CF across RF) and minimize parasitic capacitance at the output node per layout guidelines.
What is the purpose of the TFLAG pin on the LTC6090IS8E-5#PBF, and how should it be interfaced?
The TFLAG pin on the LTC6090IS8E-5#PBF is an open-drain output that sinks 200µA when die temperature exceeds 145°C. It requires an external pull-up resistor (e.g., 10kΩ to 3.3V) to generate a logic-high alert signal. Tying TFLAG directly to OD enables automatic thermal shutdown without external logic.
Does the LTC6090IS8E-5#PBF support single-supply operation, and what is the valid input common-mode range?
Yes-the LTC6090IS8E-5#PBF supports single-supply operation (e.g., 0V and +140V). Its input common-mode range is V– +3V to V+ –3V, meaning with V– = 0V and V+ = 140V, inputs must stay within 3V to 137V. This excludes rail-to-rail input capability but ensures precision operation across most of the supply range.
LTC6090IS8E-5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 37V/µs
- Gain Bandwidth Product:
- 24 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 330 µV
- Current - Supply:
- 2.8mA
- Current - Output / Channel:
- 90 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 140 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
LTC6090IS8E-5#PBF FAQ
1.How can I place an order for LTC6090IS8E-5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6090IS8E-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6090IS8E-5#PBF reliable?
The price and inventory of LTC6090IS8E-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6090IS8E-5#PBF is usually 5 days.
3.What payment methods are accepted for LTC6090IS8E-5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6090IS8E-5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6090IS8E-5#PBF?
LTC6090IS8E-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6090IS8E-5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6090IS8E-5#PBF?
For technical support, including LTC6090IS8E-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6090IS8E-5#PBF requirements.
6.How does Aetrix verify that LTC6090IS8E-5#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6090IS8E-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6090IS8E-5#PBF meets industry standards.
7.What is the process for return or replacement of LTC6090IS8E-5#PBF?
All LTC6090IS8E-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6090IS8E-5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6090IS8E-5#PBF part is unused and in its original packaging.
Return procedure for LTC6090IS8E-5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6090IS8E-5#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

