My Inquiry
My Account
Analog Devices Inc. LTC6091IUFE#PBF
- Part No.:
- LTC6091IUFE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
LTC6091IUFE#PBF.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6091IUFE#PBF from Analog Devices (formerly Linear Technology) is a dual, high-voltage, rail-to-rail output precision operational amplifier optimized for ±70V (140V total) supply operation. It delivers 50pA max input bias current, 1.25mV max input offset voltage, and 21V/µs slew rate - enabling high-gain, low-leakage signal conditioning in piezo drivers, photodiode amplifiers, and high-voltage regulators.
For engineers reviewing the LTC6091IUFE#PBF datasheet, LTC6091IUFE#PBF pinout, LTC6091IUFE#PBF application, or LTC6091IUFE#PBF equivalent, key selection criteria include verified thermal flag behavior (TFLAG active at 145°C), dual-channel independent output disable (ODA/ODB), COM pin interface logic, and QFN-16 package thermal vias requirement for 150°C junction limit compliance.
Technical Context
The LTC6091IUFE#PBF integrates two independent high-voltage op-amp cores on a shared CMOS substrate, each with dedicated V+, OD, TFLAG, COM, and output pins but sharing V– and exposed thermal pad. Its input stage uses guarded picoamp-level MOSFET inputs with 3.5µVP-P (0.1–10Hz) noise and 11nV/√Hz density, while the rail-to-rail output stage sustains ±50mA sink/source into resistive loads.
Thermal protection includes dual independent die-temperature sensors (145°C TFLAG activation, 5°C hysteresis) and hard shutdown at ~175°C. Output disable is active-low referenced to COM, with internal 2MΩ pull-up and Zener-limited voltage range (COM + 0.65V low / COM + 1.8V high logic thresholds).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | ±4.75V to ±70V (140V total); supports unbalanced split supplies (e.g., +100V/–40V) |
| Input Bias Current | 50pA maximum at ±70V; critical for >100GΩ feedback networks and photodiode transimpedance stability |
| Input Offset Voltage | 1.25mV maximum; enables <0.1% gain error in 100× high-voltage gain stages |
| Slew Rate | 21V/µs; supports 125VP-P full-power bandwidth up to 40kHz into 10kΩ load |
| Rail-to-Rail Output | Swings within 10mV of V– and 25mV of V+ at 1mA load; maintains linearity across full 140V dynamic range |
| Gain-Bandwidth | 12MHz; unity-gain stable with ≤200pF capacitive load - essential for driving long cables or capacitive actuators |
| Thermal Flag Threshold | TFLAG asserts at 145°C die temperature (5°C hysteresis); open-drain output sinks 200µA typical |
Pinout & Package
Package: 16-lead 4mm × 6mm plastic QFN (UFE) with exposed V– pad (Pin 17) requiring solder connection to PCB ground/power plane for thermal management (θJC = 15°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| –INA / –INB (1, 5) | Inverting Input | V– + 3V to V+ – 3V common-mode range; guarded layout required to prevent PCB leakage-induced error |
| +INA / +INB (2, 6) | Noninverting Input | Same CMR as inverting input; input capacitance = 9pF common-mode / 5pF differential |
| V– (3, 7, 17) | Negative Supply / Thermal Pad | All three connections must be shorted to single V– node; exposed pad is primary heat path - mandatory via stitching |
| V+A / V+B (14, 10) | Positive Supply (per channel) | Independent rails allow asymmetric supply configurations; bypass with ≥0.1µF ceramic near each pin |
| OUTA / OUTB (13, 9) | Amplifier Output | Rail-to-rail stage capable of ±50mA; avoid forward-biasing ESD diodes by limiting output beyond V± |
| ODA / ODB (15, 11) | Output Disable (active low) | Referenced to COM pin; internal 2MΩ pull-up enables output if floating; Zener-limited voltage range |
| TFLAGA / TFLAGB (12, 8) | Thermal Warning Flag | Open-drain output asserting at 145°C; sinks 200µA typical; requires external pull-up for logic interfacing |
| COMA / COMB (16, 4) | Reference for OD/TFLAG | May float or tie to low-voltage ground; defines logic threshold and absolute voltage limits for OD/TFLAG pins |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent thermal sensing | Per-channel TFLAG outputs with 5°C hysteresis enable localized overtemperature detection without cross-talk |
| Output disable with COM-referenced logic | OD pins accept low-voltage control signals (e.g., 3.3V logic) when COM is tied to same reference - eliminates level shifters |
| Rail-to-rail output with 50mA drive | Delivers full 140V swing capability while sourcing/sinking 50mA - suitable for direct piezo stack or HV regulator error amp drive |
| Ultra-low 1/f noise | 3.5µVP-P (0.1–10Hz) enables sub-picoamp current measurement in photodiode and electrometer applications |
| Stability with capacitive loads | Unity-gain stable up to 200pF; allows direct connection to long cables, piezo elements, or ADC input capacitors |
Applications
| Piezo Driver | Photodiode Amplifier |
|---|---|
Use Scenario: Driving high-capacitance piezoelectric actuators in precision positioning systems requiring nanometer resolution. IC Role / Device Role / Timing Role: Voltage-output transducer driver with rail-to-rail swing and fast settling (2µs to 0.1%) to minimize step-response overshoot. Use Value: 21V/µs slew rate and 12MHz GBW enable 100kHz closed-loop bandwidth; 50pA input bias prevents charge injection errors in high-Z feedback networks. |
Use Scenario: Converting ultra-low photocurrents (fA–pA) from scientific-grade photodiodes into measurable voltage signals. IC Role / Device Role / Timing Role: Transimpedance amplifier with guarded inputs and sub-µV offset to preserve signal integrity in low-light conditions. Use Value: 3.5µVP-P (0.1–10Hz) noise and 1.25mV max VOS ensure <10nV/√Hz effective input noise floor; 130dB CMRR rejects common-mode interference from HV bias supplies. |
| High-Voltage Regulator Error Amp | Optical Networking Bias Control |
Use Scenario: Precision error amplification in ±70V linear regulators powering RF power amplifiers or laser diodes. IC Role / Device Role / Timing Role: High-common-mode, high-swing comparator replacement for feedback loop compensation. Use Value: ±68V input common-mode range accommodates direct sensing of HV output; rail-to-rail output drives pass transistor gate with minimal headroom loss. |
Use Scenario: Bias voltage control for avalanche photodiodes (APDs) and electro-absorption modulators (EAMs) in 100G+ optical transceivers. IC Role / Device Role / Timing Role: Stable, low-drift reference buffer and bias adjust amplifier operating from telecom HV rails. Use Value: ±5µV/°C max offset drift ensures <1mV drift over –40°C to 85°C; PSRR >112dB suppresses switching noise from adjacent DC/DC converters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1492IS8#PBF | Single-channel, ±40V max supply, 1.5mV VOS, 2.5MHz GBW, no thermal flag or OD pin | Limited to lower-voltage industrial sensors; lacks safety features for HV thermal management | Select only for cost-sensitive, <±45V designs where thermal monitoring is handled externally |
| OPA454AIDDA | Single-channel, ±40V supply, 10mV VOS, 2.5MHz GBW, integrated current limit, no TFLAG | Higher offset and noise unsuitable for precision photodiode or piezo position control | Prefer for robust HV current-source applications where accuracy is secondary to fault tolerance |
Compared with LT1492IS8#PBF and OPA454AIDDA, the LTC6091IUFE#PBF uniquely combines dual-channel 140V operation, picoamp input bias, thermal flag per channel, and output disable - making it the only option for space-constrained, thermally protected, dual-HV amplifier systems.
Availability
LTC6091IUFE#PBF is available at Aetrix Electronics and suitable for piezo driver modules, photodiode front-ends, and high-voltage regulator designs requiring stable component supply across industrial temperature ranges (–40°C to +85°C).
Supply support for LTC6091IUFE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog portfolio, emphasizing precision, high-voltage, and signal integrity ICs for demanding instrumentation and industrial applications.
The LTC6091IUFE#PBF belongs to Linear's LTC® high-voltage precision op-amp family, designed specifically for applications requiring rail-to-rail output swing, picoamp input bias, and integrated thermal protection in compact QFN packages.
FAQ
What is the maximum safe operating supply voltage for LTC6091IUFE#PBF?
The absolute maximum total supply voltage for LTC6091IUFE#PBF is 150V (V+A to V– or V+B to V–). The recommended operating range is ±4.75V to ±70V (140V total). Exceeding 150V risks permanent damage per Absolute Maximum Ratings. Operation at ±70V is fully characterized and supported across the –40°C to +85°C temperature range for the I-grade variant.
How does the COM pin function in LTC6091IUFE#PBF, and can it be left floating?
The COM pin in LTC6091IUFE#PBF serves as the reference for OD and TFLAG pin voltage thresholds. It may be left floating or tied to ground - both configurations are valid per the datasheet. When floating, internal circuitry establishes a nominal ~21V open-circuit voltage (typical), enabling self-referenced logic interfacing. Floating COM simplifies design when low-voltage control signals are unavailable.
Does LTC6091IUFE#PBF require external bypass capacitors, and where should they be placed?
Yes, LTC6091IUFE#PBF requires external bypass capacitors: a minimum 0.1µF ceramic capacitor must be placed as close as possible between each V+ pin (V+A and V+B) and V–, and a shared 0.1µF cap between V– and ground near the exposed pad. Additional capacitance (e.g., 1–10µF tantalum) is recommended for heavy dynamic loads to maintain PSRR >112dB and prevent supply rail collapse during 50mA output transients.
Can LTC6091IUFE#PBF drive capacitive loads, and what is the stability limit?
LTC6091IUFE#PBF is unity-gain stable with up to 200pF of capacitive load at the output, as confirmed in the datasheet's stability characterization. For loads exceeding 200pF (e.g., long cables or piezo stacks), a small feedback capacitor (e.g., 2–4pF) across the feedback resistor mitigates peaking, as demonstrated in Figure 7 of the LTC6091 datasheet. This compensation preserves phase margin >60°.
What is the thermal shutdown behavior of LTC6091IUFE#PBF, and how does TFLAG relate to it?
LTC6091IUFE#PBF features two-tier thermal protection: TFLAG asserts at ~145°C (with 5°C hysteresis) as a warning signal, while hard output shutdown occurs near 175°C. TFLAG is an open-drain output sinking 200µA typical - it must be pulled up externally to interface with logic. Connecting ODA to TFLAGA (and ODB to TFLAGB) enables automatic output disable upon thermal warning, preventing latch-up or damage.
LTC6091IUFE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 21V/µs
- Gain Bandwidth Product:
- 12 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 330 µV
- Current - Supply:
- 2.8mA (x2 Channels)
- Current - Output / Channel:
- 90 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 140 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32(16)-QFN (4x6)
LTC6091IUFE#PBF FAQ
1.How can I place an order for LTC6091IUFE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6091IUFE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6091IUFE#PBF reliable?
The price and inventory of LTC6091IUFE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6091IUFE#PBF is usually 5 days.
3.What payment methods are accepted for LTC6091IUFE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6091IUFE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6091IUFE#PBF?
LTC6091IUFE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6091IUFE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6091IUFE#PBF?
For technical support, including LTC6091IUFE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6091IUFE#PBF requirements.
6.How does Aetrix verify that LTC6091IUFE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6091IUFE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6091IUFE#PBF meets industry standards.
7.What is the process for return or replacement of LTC6091IUFE#PBF?
All LTC6091IUFE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6091IUFE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6091IUFE#PBF part is unused and in its original packaging.
Return procedure for LTC6091IUFE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6091IUFE#PBF Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
