My Inquiry
My Account
Analog Devices Inc. LTC6373IDFM#PBF
- Part No.:
- LTC6373IDFM#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
LTC6373IDFM#PBF.pdf
- Description:
- IC INST AMP 1 CIRCUIT 12DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,723
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6373IDFM#PBF from Analog Devices is a 36 V fully-differential programmable-gain instrumentation amplifier with 25 pA max input bias current, 0.015% max gain error, 103 dB min CMRR at G = 16, and 4 MHz –3 dB bandwidth at G = 16. It drives differential-input ADCs in precision data acquisition systems requiring low drift, high linearity, and single-ended-to-differential conversion.
For engineers reviewing the LTC6373IDFM#PBF datasheet, LTC6373IDFM#PBF pinout, LTC6373IDFM#PBF application, or LTC6373IDFM#PBF equivalent, key selection considerations include its 7-pin-programmable gain range (0.25–16 V/V), adjustable VOCM pin for output common-mode control, ±4.5 V to ±18 V dual-supply operation, 12-lead 4 mm × 4 mm DFN package, and guaranteed performance from –40°C to +105°C.
Technical Context
The LTC6373IDFM#PBF implements a monolithic 3-op-amp instrumentation topology with a precision internal resistor array trimmed for <0.015% gain error and <1 ppm/°C gain drift. Gain is selected via a 3-bit parallel interface (A2–A0) referenced to DGND, enabling deterministic switching between seven gains or shutdown mode.
It delivers fully differential outputs with independently adjustable common-mode voltage via the VOCM pin, supports rail-to-rail input voltage range (V− + 3 V to V+ − 3 V), and maintains stable bandwidth across all gains-reaching 7.5 MHz at G = 0.25-due to per-gain frequency compensation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | 0.25 to 16 V/V, pin-selectable in 7 discrete steps; enables flexible signal scaling without external resistors. |
| Gain Error | 0.015% max (G = 16); ensures high absolute accuracy in calibrated measurement chains. |
| Input Bias Current | 25 pA max (25°C); minimizes leakage-induced offset in high-impedance sensor interfaces. |
| CMRR | 103 dB min at G = 16 (DC–60 Hz); rejects common-mode noise from industrial or biomedical sources. |
| –3 dB Bandwidth | 4 MHz at G = 16; supports high-speed sampling of dynamic signals into 16-bit+ ADCs. |
| Input Noise Density | 8 nV/√Hz at G = 16 (10 kHz); preserves SNR in low-level analog front-ends. |
| Supply Range | ±4.5 V to ±18 V; accommodates wide-range industrial supplies and isolated power rails. |
| Operating Temp | –40°C to +105°C; qualified for automotive under-hood and industrial control environments. |
Pinout & Package
Package: 12-lead 4 mm × 4 mm DFN (LFCSP) with exposed pad connected to V−. Thermal resistance θJA = 43°C/W, θJC = 3.4°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| –IN | Inverting Input | High-impedance CMOS input; accepts V− + 3 V to V+ − 3 V common-mode range. |
| A0, A1, A2 | Digital Gain Control | 3-bit parallel interface; logic thresholds referenced to DGND; floating defaults to logic low. |
| V+ | Positive Supply | Primary supply rail; supports up to ±18 V; powers input stage and internal circuitry. |
| V+OUT | Output Stage Supply | Independent supply for output amplifiers; may be lower than V+ to reduce power or protect ADC inputs. |
| +OUT / –OUT | Differential Outputs | Low-impedance, balanced outputs; drive ADCs directly with matched slew rate and settling. |
| VOCM | Output Common-Mode Reference | Sets VOUTCM; decoupled with ≥0.1 μF capacitor; self-biased to mid-supply if floating. |
| CAP | Internal Compensation | Requires 180 pF bypass to ground; stabilizes internal feedback network. |
| DGND | Digital Reference | Logic reference for A2/A1/A0; may be biased anywhere from V− to V+ − 2.5 V. |
| +IN | Noninverting Input | High-impedance CMOS input; identical voltage range and bias specs as –IN. |
| EPAD (V−) | Thermal & Electrical Ground | Exposed pad must be soldered and connected to V− for thermal dissipation and noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential output architecture | Enables direct driving of differential-input ADCs while canceling even-order harmonics and rejecting common-mode interference. |
| Adjustable output common-mode voltage | VOCM pin allows precise level-shifting to match ADC input range-critical for maximizing dynamic range in mixed-supply systems. |
| Programmable gain with minimal bandwidth variation | Per-gain compensation maintains usable bandwidth from 4 MHz (G = 16) to 7.5 MHz (G = 0.25), simplifying multi-gain system design. |
| Ultra-low input bias current (25 pA max) | Preserves signal integrity when interfacing high-impedance sources such as piezoelectric sensors or pH electrodes. |
| Shutdown mode (220 µA quiescent) | Reduces power by >95% during idle periods; enables low-power data logging and battery-operated instrumentation. |
| Trimmed internal resistor network | Delivers 0.015% gain error and 1 ppm/°C drift-eliminates need for external calibration in many precision applications. |
Applications
| Data Acquisition Systems | Biomedical Instrumentation |
|---|---|
Use Scenario: Digitizing low-amplitude, high-impedance sensor outputs (e.g., strain gauges, thermocouples) in automated test equipment with 16-bit+ resolution requirements. IC Role / Device Role / Timing Role: Precision instrumentation amplifier providing gain, common-mode rejection, and differential drive for SAR or sigma-delta ADCs. Use Value: 103 dB CMRR and 0.015% gain error ensure accurate DC-coupled measurements; 4 MHz bandwidth supports 1 MSPS sampling with adequate settling. | Use Scenario: Front-end conditioning of ECG, EEG, or EMG signals where microvolt-level biopotentials must be amplified without introducing offset drift or noise. IC Role / Device Role / Timing Role: Low-noise, low-drift instrumentation amplifier converting single-ended bio-sensor outputs to balanced differential signals for ADC input. Use Value: 25 pA input bias current prevents electrode polarization errors; 8 nV/√Hz input noise preserves signal fidelity at physiological bandwidths. |
| Test and Measurement Equipment | Differential ADC Drivers |
Use Scenario: Modular DAQ modules requiring reconfigurable gain settings across multiple channels to handle varying sensor output ranges (e.g., 10 mV to 10 V full-scale). IC Role / Device Role / Timing Role: Pin-programmable gain amplifier enabling software-defined instrument scaling without hardware changes or relay switching. Use Value: 7 discrete gains (0.25–16 V/V) with <5 µs switching time allow real-time gain adaptation during acquisition sequences. | Use Scenario: Driving high-performance differential-input ADCs (e.g., AD7626, LTC2378) in precision digitizers where THD < –110 dB and SNR > 95 dB are required. IC Role / Device Role / Timing Role: High-speed, low-distortion differential driver delivering matched +OUT/–OUT signals with controlled common-mode level. Use Value: –115 dB THD at 1 kHz and 12 V/µs slew rate ensure clean, fast settling into capacitive ADC inputs without distortion or ringing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8421ARZ | Fixed G = 10, 100, or 1000; no programmable gain; 1 nV/√Hz noise; 20 MHz GBW; SOIC-8 package. | Best for fixed-gain, ultra-low-noise applications where gain flexibility is not required. | Select AD8421ARZ when lowest possible voltage noise dominates over gain configurability and differential output needs. |
| LTC6363IMS8E#PBF | Single-ended output; G = 0.2, 0.4, 1, 2, 4, 8, 16; 12-lead MSOP; 3.5 MHz BW at G = 16; 10 nV/√Hz noise. | Suitable for space-constrained designs needing programmable gain but lacking differential ADC interface requirements. | Choose LTC6363IMS8E#PBF only if system uses single-ended ADC inputs and board area is more critical than common-mode rejection. |
Compared with AD8421ARZ and LTC6363IMS8E#PBF, the LTC6373IDFM#PBF uniquely combines pin-programmable gain, fully differential outputs, VOCM control, and sub-25 pA bias current in a thermally optimized DFN package-making it the only option that simultaneously satisfies high-precision, multi-gain, and differential ADC drive requirements.
Availability
LTC6373IDFM#PBF is available at Aetrix Electronics and suitable for data acquisition systems, biomedical instrumentation, and test and measurement equipment requiring stable component supply, long-term lifecycle support, and guaranteed –40°C to +105°C operation.
Supply support for LTC6373IDFM#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC6373IDFM#PBF belongs to Analog Devices' precision instrumentation amplifier product line, engineered specifically for high-fidelity signal conditioning in demanding data acquisition and sensor interface applications where DC accuracy, low noise, and differential drive capability are essential.
FAQ
What gain settings does the LTC6373IDFM#PBF support, and how are they selected?
The LTC6373IDFM#PBF supports seven discrete gain settings: 0.25, 0.5, 1, 2, 4, 8, and 16 V/V, selected via a 3-bit parallel interface using pins A2, A1, and A0 referenced to DGND. A truth table defines each combination; the eighth state (A2=A1=A0=high) activates shutdown mode. All gains are internally resistor-trimmed for ≤0.015% error, and the LTC6373IDFM#PBF maintains stable bandwidth across settings due to per-gain compensation.
How does the VOCM pin function in the LTC6373IDFM#PBF, and what is its voltage range?
The VOCM pin on the LTC6373IDFM#PBF sets the output common-mode voltage (VOUTCM) independently of input or supply levels. When driven externally, it accepts voltages from V− + 2 V to V+OUT − 2 V (at ±15 V supplies); if left floating, an internal divider biases it to ~½(V+OUT − V−). A minimum 0.1 μF bypass capacitor is required. This feature allows precise alignment of LTC6373IDFM#PBF output levels with downstream ADC input ranges.
What is the input bias current specification for the LTC6373IDFM#PBF, and why is it significant?
The LTC6373IDFM#PBF has a maximum input bias current of 25 pA at 25°C, rising to 600 pA over –40°C to +105°C. This ultra-low value is achieved using CMOS input stages and is critical for interfacing high-impedance sources (e.g., piezoelectric sensors, pH probes, or photodiode transimpedance outputs) where even nanoamp-level currents cause measurable offset errors or signal degradation. The LTC6373IDFM#PBF's 25 pA spec ensures minimal loading and stable DC accuracy.
Can the LTC6373IDFM#PBF drive ADCs directly, and what makes it suitable for this role?
Yes, the LTC6373IDFM#PBF is explicitly designed to drive high-performance differential-input ADCs directly. Its fully differential outputs provide matched slew rate (12 V/µs), low distortion (–115 dB THD), and precise common-mode control via VOCM. Combined with 4 MHz bandwidth at G = 16, 8 nV/√Hz noise, and 103 dB CMRR, the LTC6373IDFM#PBF eliminates external level-shifting or buffering stages-reducing component count, board area, and potential error sources in precision digitization paths.
What package type and thermal characteristics does the LTC6373IDFM#PBF use?
The LTC6373IDFM#PBF uses a 12-lead 4 mm × 4 mm DFN (LFCSP) package with an exposed pad electrically and thermally connected to V−. Its thermal resistance is θJA = 43°C/W and θJC = 3.4°C/W. The exposed pad must be soldered to a PCB copper pour tied to V− for optimal heat dissipation and noise immunity. This compact, thermally efficient package supports high-density layouts in space-constrained industrial and medical instruments.
LTC6373IDFM#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 12V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 7.5 MH
- Current - Input Bias:
- 2 pA
- Voltage - Input Offset:
- 92 µV
- Current - Supply:
- 4.4mA
- Current - Output / Channel:
- 47 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 12-DFN (4x4)
LTC6373IDFM#PBF FAQ
1.How can I place an order for LTC6373IDFM#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6373IDFM#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6373IDFM#PBF reliable?
The price and inventory of LTC6373IDFM#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6373IDFM#PBF is usually 5 days.
3.What payment methods are accepted for LTC6373IDFM#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6373IDFM#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6373IDFM#PBF?
LTC6373IDFM#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6373IDFM#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6373IDFM#PBF?
For technical support, including LTC6373IDFM#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6373IDFM#PBF requirements.
6.How does Aetrix verify that LTC6373IDFM#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6373IDFM#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6373IDFM#PBF meets industry standards.
7.What is the process for return or replacement of LTC6373IDFM#PBF?
All LTC6373IDFM#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6373IDFM#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6373IDFM#PBF part is unused and in its original packaging.
Return procedure for LTC6373IDFM#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6373IDFM#PBF Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
