Analog Devices Inc. LTC6409CUDB#TRPBF
- Part No.:
- LTC6409CUDB#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 10-VFQFN Exposed Pad
- Datasheet:
-
LTC6409CUDB#TRPBF.pdf
- Description:
- IC ADC DRIVER 10QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,934
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6409CUDB#TRPBF from Analog Devices is a 10 GHz gain-bandwidth, 1.1 nV/√Hz differential amplifier and ADC driver optimized for high-speed data acquisition. It features ground-referenced DC-coupled input, adjustable output common mode voltage (0.5 V to 3.5 V), 3300 V/µs slew rate, and operates from 2.7 V to 5.25 V supply. It drives differential-input ADCs such as the LTC2262-14 at 150 MSPS with 88 dB SFDR at 100 MHz.
For engineers reviewing the LTC6409CUDB#TRPBF datasheet, LTC6409CUDB#TRPBF pinout, LTC6409CUDB#TRPBF application, or LTC6409CUDB#TRPBF equivalent, key selection criteria include differential slew rate, input noise density, SFDR at RF frequencies, shutdown current (100 µA), and QFN-10 package compatibility with high-density PCB layouts.
Technical Context
The LTC6409CUDB#TRPBF employs a fully differential architecture with independent +IN/–IN inputs and +OUT/–OUT outputs, enabling precise single-ended-to-differential conversion without external level-shifting circuitry. Its input common mode range includes ground (0 V to 1.5 V at 3 V supply), and VOCM pin sets output common mode voltage with ±1 mV offset accuracy.
It uses external gain-setting resistors (RI/RF) to configure closed-loop gain ≥1 V/V and supports no-overshoot compensation for time-domain applications. The internal common-mode feedback loop ensures stable VOUTCM = (V+OUT + V–OUT)/2, decoupled from input common mode variations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 10 GHz - enables stable unity-gain operation while preserving bandwidth for wideband signal conditioning before ADC sampling. |
| Differential Input Noise Density | 1.1 nV/√Hz at 1 MHz - minimizes added noise in high-resolution, low-amplitude RF/IF signal chains. |
| SFDR @ 100 MHz | 88 dBc at 2 VP-P - ensures clean spectral representation for demanding communications and test equipment applications. |
| Differential Slew Rate | 3300 V/µs - supports fast transient response and accurate reproduction of high-slew-rate signals up to 550 MHz full-power bandwidth. |
| Supply Current | 52 mA typical - balances high-speed performance with manageable power dissipation in compact 3 mm × 2 mm QFN packages. |
| Shutdown Current | 100 µA - enables rapid power gating during idle cycles without compromising turn-on/turn-off timing (tON = 160 ns, tOFF = 80 ns). |
| Operating Temperature Range | 0°C to 70°C - specified performance range for commercial-grade high-speed signal conditioning in data-acquisition systems. |
Pinout & Package
The LTC6409CUDB#TRPBF is housed in a 10-pin, 3 mm × 2 mm × 0.75 mm leadless QFN package (UDB) with exposed thermal pad connected to V–. Pin 11 (exposed pad) must be soldered to V– for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (–OUT) | Differential Output (Inverted) | Provides complementary output voltage referenced to VOCM; requires series termination (≥10 Ω) when driving capacitive loads. |
| Pin 2 (+IN) | Non-Inverting Input | Accepts single-ended or differential input; input common mode includes ground for direct coupling of baseband signals. |
| Pin 3 (SHDN) | Shutdown Control Input | CMOS logic input with 150 kΩ internal pull-up; driven to V– to reduce supply current to 100 µA. |
| Pin 4 (V+) | Positive Supply Rail | Connects to main positive supply (2.7 V to 5.25 V); pins 4 and 8 are tied together internally and externally for low-impedance routing. |
| Pin 5 (VOCM) | Output Common Mode Reference | Sets VOUTCM = (V+OUT + V–OUT)/2; open-circuit default is 1.25 V at 5 V supply; input resistance = 40 kΩ. |
| Pin 6 (–IN) | Inverting Input | Completes differential input pair; matched to +IN for balanced signal handling and even-harmonic cancellation. |
| Pin 7 (+OUT) | Differential Output (Non-Inverted) | Primary output leg; swing range is 0.06 V to (V+ – 1 V) with 20 mA drive capability per output. |
| Pins 8, 9, 10 (V+, V–, V–) | Power Supply Connections | V+ (pin 8) and V– (pins 9 & 10) provide dual low-inductance supply paths; exposed pad (pin 11) must connect to V– plane. |
Key Features
| Feature | Design Value |
|---|---|
| Ground-inclusive input common mode | Enables direct DC coupling of 0 V-referenced sensors or DAC outputs without AC coupling or biasing networks. |
| Adjustable output common mode voltage | Allows precise matching to ADC input requirements (e.g., 0.9 V for LTC2262-14), eliminating level-shifter ICs and reducing BOM count. |
| External gain configuration | Supports gain ≥1 V/V via precision resistor pairs (RI/RF), enabling tailored frequency response and stability for specific signal chain bandwidths. |
| Hardware shutdown with fast switching | Reduces system standby power by >99% while maintaining sub-200 ns wake-up latency for burst-mode acquisition systems. |
| High output balance (–70 dB) | Minimizes even-order distortion and improves effective resolution when driving pipeline or SAR ADCs with differential inputs. |
Applications
| Communications Receiver Front-End | High-Speed Data Acquisition Card |
|---|---|
Use Scenario: Digitizing IF signals from mixer outputs in software-defined radio (SDR) receivers operating up to 140 MHz. IC Role / Device Role / Timing Role: Differential ADC driver converting single-ended 70 MHz IF to matched differential pair for LTC2262-14 sampling at 150 MSPS. Use Value: 88 dB SFDR at 100 MHz and 1.1 nV/√Hz noise preserve dynamic range and SNR in narrowband channel selection. | Use Scenario: Signal conditioning stage in automated test equipment capturing fast transients on semiconductor wafer probes. IC Role / Device Role / Timing Role: High-fidelity buffer and level shifter between FPGA-based waveform generator and 14-bit, 150 MSPS ADC. Use Value: 3300 V/µs slew rate and 550 MHz full-power bandwidth ensure <1.9 ns settling time for step responses critical in time-domain reflectometry. |
| Time Domain Reflectometry (TDR) | Pipeline ADC Interface for Medical Imaging |
Use Scenario: Driving differential inputs of high-speed ADCs in TDR systems measuring impedance discontinuities on PCB traces or cables. IC Role / Device Role / Timing Role: Fast-settling, low-distortion driver delivering calibrated 2 VP-P pulses into 400 Ω differential load with <1% error. Use Value: 1% settling time of 1.9 ns and –93 dBc HD2 at 100 MHz enable sub-nanosecond edge fidelity and minimal pulse distortion. | Use Scenario: Interfacing ultrasound beamformer ASICs to 14-bit pipeline ADCs in portable medical imaging devices. IC Role / Device Role / Timing Role: Low-noise, rail-to-rail capable driver translating 0–1.8 V single-ended analog front-end outputs to differential ADC inputs. Use Value: Input common mode range including ground and 0.5–3.5 V VOCM range allow seamless integration with low-voltage mixed-signal SoCs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADA4940-1ARZ | Lower GBW (1 GHz), higher input noise (2.3 nV/√Hz), fixed 3 V supply only, SOIC-8 package | Better suited for lower-frequency (<100 MHz), lower-power applications where board space is less constrained | Select when cost sensitivity outweighs bandwidth/noise requirements and SOIC-8 footprint is acceptable. |
| THS4561IRGET | Higher supply current (65 mA), wider supply range (2.7–5.4 V), 4.8 GHz GBW, 1.6 nV/√Hz noise, 12-pin QFN | Offers higher drive strength and better PSRR but trades off slightly higher noise and larger package | Prefer for systems requiring >60 mA output drive or tighter PSRR specs, accepting minor noise penalty. |
Compared with ADA4940-1ARZ and THS4561IRGET, the LTC6409CUDB#TRPBF delivers superior 10 GHz bandwidth and lowest input noise (1.1 nV/√Hz), making it optimal for ultra-wideband, high-dynamic-range ADC interfaces where signal integrity at >100 MHz is critical.
Availability
LTC6409CUDB#TRPBF is available at Aetrix Electronics and suitable for high-speed data-acquisition cards, automated test equipment, and communications receivers requiring stable component supply across commercial temperature grades.
Supply support for LTC6409CUDB#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC6409CUDB#TRPBF belongs to Analog Devices' high-speed amplifier product line, designed specifically for precision, wideband signal conditioning in ADC driver and RF/IF interface applications.
FAQ
What is the maximum operating temperature range for the LTC6409CUDB#TRPBF?
The LTC6409CUDB#TRPBF is specified for operation from 0°C to 70°C. While the underlying die is rated for –40°C to 125°C, this particular variant (C-grade) undergoes full performance testing and qualification only within the 0°C to 70°C range. For extended temperature operation, consider the LTC6409HUDB#TRPBF (–40°C to 125°C) or LTC6409IUDB#TRPBF (–40°C to 85°C). The LTC6409CUDB#TRPBF remains fully functional outside its tested range but is not guaranteed to meet all specifications beyond 0°C to 70°C.
Can the LTC6409CUDB#TRPBF drive the LTC2262-14 ADC directly without external components?
Yes, the LTC6409CUDB#TRPBF can drive the LTC2262-14 ADC directly using the reference design shown in the datasheet (Figure TA01), which includes 150 Ω series resistors per output and 1.3 pF shunt capacitors. These components optimize frequency response flatness and minimize reflections. The LTC6409CUDB#TRPBF's 3300 V/µs slew rate, 88 dB SFDR at 100 MHz, and adjustable VOCM (set to 0.9 V) match the LTC2262-14's input requirements precisely, enabling high-fidelity signal transfer without additional active circuitry.
How does the SHDN pin function on the LTC6409CUDB#TRPBF?
The SHDN pin on the LTC6409CUDB#TRPBF is a CMOS logic input with an internal 150 kΩ pull-up resistor. When left floating or tied to V+, the LTC6409CUDB#TRPBF operates normally (52 mA supply current). When pulled to V–, it enters shutdown mode, reducing supply current to 100 µA. Turn-on and turn-off times are 160 ns and 80 ns respectively. No external pull-down resistor is required-direct connection to ground or a logic-low control signal suffices for reliable power gating.
What is the purpose of the VOCM pin on the LTC6409CUDB#TRPBF?
The VOCM pin on the LTC6409CUDB#TRPBF sets the output common mode voltage (VOUTCM = (V+OUT + V–OUT)/2) via an internal feedback loop. It accepts voltages from 0.5 V to 3.5 V (depending on supply), allowing precise alignment with ADC input common mode requirements-for example, 0.9 V for the LTC2262-14. If left unconnected, it defaults to ~1.25 V with a 5 V supply. Its 40 kΩ input resistance permits direct connection to low-impedance ADC reference outputs without loading errors.
Does the LTC6409CUDB#TRPBF require matched external resistors for optimal performance?
Yes, the LTC6409CUDB#TRPBF requires matched external gain-setting resistors (RI and RF) to minimize common-mode-to-differential conversion and maintain high CMRR. Using 0.1% tolerance resistors achieves ~54 dB worst-case CMRR; 1% resistors degrade performance significantly. Mismatch induces apparent input offset voltage (e.g., up to 1.25 mV with 0.1% mismatch at VCM = 0 V, VOCM = 1.25 V), directly impacting DC accuracy and harmonic distortion. Precision matching is essential for applications demanding >80 dB SFDR or sub-mV DC precision.
LTC6409CUDB#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- ADC Driver
- Applications:
- Data Acquisition
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-QFN (3x2)
LTC6409CUDB#TRPBF FAQ
1.How can I place an order for LTC6409CUDB#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6409CUDB#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6409CUDB#TRPBF reliable?
The price and inventory of LTC6409CUDB#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6409CUDB#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC6409CUDB#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6409CUDB#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6409CUDB#TRPBF?
LTC6409CUDB#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6409CUDB#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6409CUDB#TRPBF?
For technical support, including LTC6409CUDB#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6409CUDB#TRPBF requirements.
6.How does Aetrix verify that LTC6409CUDB#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC6409CUDB#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6409CUDB#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC6409CUDB#TRPBF?
All LTC6409CUDB#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6409CUDB#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6409CUDB#TRPBF part is unused and in its original packaging.
Return procedure for LTC6409CUDB#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6409CUDB#TRPBF Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

