Analog Devices Inc. LTC6655CHLS8-5
- Part No.:
- LTC6655CHLS8-5
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Reference
- Package:
- 8-CLCC
- Datasheet:
-
LTC6655CHLS8-5.pdf
- Description:
- IC VREF SERIES 0.05% 8LCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6655CHLS8-5 from Analog Devices is a precision 5V bandgap voltage reference in an 8-lead hermetic LS8 package, delivering ±0.025% initial accuracy, 2ppm/°C max temperature drift, and ultra-low 0.25ppmP-P (0.1Hz–10Hz) output noise - enabling high-resolution data acquisition, precision battery monitoring, and metrology-grade instrumentation.
For engineers reviewing the LTC6655CHLS8-5 datasheet, LTC6655CHLS8-5 pinout, LTC6655CHLS8-5 application, or LTC6655CHLS8-5 equivalent, key selection criteria include long-term stability (20ppm/√kHr), thermal hysteresis (30ppm over –40°C to 85°C), humidity immunity, and dual-force/sense output architecture for sub-10ppm/mA load regulation.
Technical Context
The LTC6655CHLS8-5 implements advanced curvature-compensated bandgap topology with separate force (VOUT_F) and sense (VOUT_S) outputs, enabling Kelvin sensing to eliminate trace resistance errors. Its internal 2mA sense current flows through VOUT_S, allowing precise regulation independent of load current magnitude.
It operates from VIN = VOUT + 0.5V (min) to 13.2V (max), supports ±5mA sourcing/sinking, and features active shutdown (<20µA) with logic-compatible SHDN input. The LS8 ceramic LCC package provides hermetic sealing, eliminating humidity-induced drift and enabling stable operation across –40°C to 125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 5.000V ±0.025% (±1.25mV) - enables direct interface with 24-bit SAR ADCs without trimming |
| Tempco (Drift) | ≤2ppm/°C - ensures <±0.25mV error over full –40°C to 125°C range |
| Low-Frequency Noise | 0.25ppmP-P (0.1Hz–10Hz) = 1.25µVP-P - critical for 20+ bit DC measurements |
| Long-Term Drift | 20ppm/√kHr (LS8 package) - predicts <10ppm drift after 25 years in field use |
| Load Regulation | ≤15ppm/mA (sourcing), ≤45ppm/mA (sinking) - minimized via VOUT_F/VOUT_S separation |
| Shutdown Current | <20µA - enables µA-level power budgeting in portable precision systems |
| Thermal Hysteresis | 30ppm (–40°C to 85°C) - hermetic LS8 package eliminates moisture-related hysteresis |
Pinout & Package
Package: 8-lead ceramic LCC (5mm × 5mm), hermetically sealed, leadless, surface-mount LS8 package - provides superior long-term stability and zero humidity sensitivity versus plastic MSOP variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1: SHDN | Active-low shutdown control | Pulls device into <20µA sleep mode; internal pull-up requires external tie-high for robust operation |
| Pin 2: VIN | Power supply input | Operates from VOUT + 0.5V to 13.2V; bypass with ≥0.1µF capacitor to GND for PSRR enhancement |
| Pins 3, 4, 5, 8: GND | Ground terminals | Four dedicated ground pins minimize ground bounce; Pin 4 is primary device ground |
| Pin 6: VOUT_S | Sense output | Sinks fixed 2mA; connects directly at load to cancel trace resistance error (RTRACE × 2mA) |
| Pin 7: VOUT_F | Force output | Sources/sinks ±5mA; drives load while VOUT_S provides feedback - enables true Kelvin regulation |
Key Features
| Feature | Design Value |
|---|---|
| Hermetic LS8 packaging | Eliminates humidity-induced drift and enables stable operation in uncontrolled environments |
| Dual-force/sense outputs | Reduces load regulation error to ≤15ppm/mA by rejecting PCB trace resistance effects |
| 0.25ppmP-P low-frequency noise | Supports 24-bit DC measurement resolution without external filtering |
| 2ppm/°C max tempco | Guarantees ≤±0.25mV output shift over full industrial temperature range |
| 20ppm/√kHr long-term drift | Provides predictable aging behavior for calibration-critical applications over decades |
Applications
| High-Resolution Data Acquisition | Precision Battery Monitoring |
|---|---|
|
Use Scenario: 24-bit delta-sigma ADC front-end in portable multimeters and automated test equipment. IC Role / Device Role / Timing Role: Primary voltage reference for ADC conversion, referenced against internal DAC during calibration cycles. Use Value: 0.25ppmP-P noise and 2ppm/°C drift ensure <±1 LSB error over temperature and time without recalibration. |
Use Scenario: Cell voltage monitoring in EV battery management systems requiring ±1mV accuracy per cell. IC Role / Device Role / Timing Role: Stable 5V reference for multiplexed 16-bit SAR ADC measuring stacked Li-ion cells. Use Value: Hermetic LS8 package prevents humidity-induced drift in under-hood automotive environments. |
| Weigh Scale Load Cell Interface | Metrology-Grade Calibration Equipment |
|
Use Scenario: Bridge excitation and reference in Class I digital weighing instruments operating from –10°C to 50°C. IC Role / Device Role / Timing Role: Precision excitation source and ADC reference for ratiometric bridge measurement. Use Value: Thermal hysteresis of only 30ppm (–40°C to 85°C) ensures repeatability after environmental cycling. |
Use Scenario: Reference standard in portable calibrators used for field verification of laboratory DMMs. IC Role / Device Role / Timing Role: Primary 5V reference traceable to NIST standards via on-board self-test routines. Use Value: 20ppm/√kHr long-term drift allows annual calibration intervals with documented uncertainty budgets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision voltage reference applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADR4550BRZ | 5.0V, ±0.02% initial accuracy, 3ppm/°C max drift, SOIC-8 package, no sense pin | Lacks Kelvin sensing; higher thermal hysteresis (50ppm); not hermetic | Choose when board space is constrained and humidity exposure is minimal |
| REF5050AIDR | 5.0V, ±0.05% initial accuracy, 3ppm/°C max drift, SOIC-8, no shutdown | No shutdown mode; higher long-term drift (50ppm/√kHr); plastic package | Choose for cost-sensitive industrial sensors where ultra-stability is secondary |
Compared with ADR4550BRZ and REF5050AIDR, the LTC6655CHLS8-5 delivers superior long-term stability (20ppm/√kHr vs. ≥50ppm/√kHr), hermetic reliability, and force/sense architecture - making it the only option qualified for metrology-grade, field-deployable calibration tools.
Availability
LTC6655CHLS8-5 is available at Aetrix Electronics and suitable for high-resolution data acquisition systems, precision battery monitors, and metrology-grade calibration equipment requiring stable component supply across extended temperature ranges and multi-year product lifecycles.
Supply support for LTC6655CHLS8-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and DSP technologies, serving precision instrumentation, industrial automation, and aerospace markets.
The LTC6655 family was designed specifically for metrology-grade voltage references demanding sub-ppm noise, hermetic stability, and Kelvin-regulated outputs - targeting applications where calibration intervals, environmental resilience, and long-term predictability are non-negotiable.
FAQ
What is the maximum supply voltage for the LTC6655CHLS8-5?
The LTC6655CHLS8-5 supports a maximum supply voltage of 13.2V. Operation above this level risks permanent damage. Its minimum supply is VOUT + 0.5V (i.e., 5.5V), ensuring stable regulation even with low headroom - critical for battery-powered precision systems where VIN may sag near end-of-life.
Does the LTC6655CHLS8-5 require external capacitors, and if so, what values?
Yes: a minimum 0.1µF ceramic capacitor must be placed between VIN and GND, and an output capacitor of 2.7µF to 100µF (low-ESR ≤0.1Ω) is mandatory between VOUT_F and GND. The LTC6655CHLS8-5's stability, noise performance, and transient response depend critically on these components - omitting or undersizing them degrades PSRR and causes oscillation.
How does the dual-output (VOUT_F / VOUT_S) architecture improve accuracy in the LTC6655CHLS8-5?
The LTC6655CHLS8-5 uses VOUT_F to drive the load and VOUT_S to sense voltage at the remote load point, sinking a fixed 2mA. This Kelvin configuration cancels voltage drop across PCB traces (error = RTRACE × 2mA), reducing load regulation error to ≤15ppm/mA - a key advantage over single-output references like the REF5050AIDR.
Is the LTC6655CHLS8-5 suitable for automotive under-hood applications?
Yes: the LTC6655CHLS8-5 is fully specified from –40°C to 125°C, features hermetic LS8 packaging (immune to humidity-induced drift), and has been 100% tested at all three temperature extremes. Its 30ppm thermal hysteresis over –40°C to 85°C and 2ppm/°C max drift meet AEC-Q200 stress requirements for engine control and battery monitoring modules.
What is the typical turn-on time for the LTC6655CHLS8-5 with a 3.3µF output capacitor?
The LTC6655CHLS8-5 achieves 0.1% settling in 400µs with a 3.3µF output capacitor. This fast start-up is enabled by its internal 20mA short-circuit current and optimized output buffer - essential for power-gated systems and battery-powered instruments requiring rapid wake-up without reference settling delays.
LTC6655CHLS8-5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 8-CLCC
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Reference Type:
- Series
- Output Type:
- Fixed
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Current - Output:
- 5 mA
- Tolerance:
- ±0.05%
- Temperature Coefficient:
- 5ppm/°C
- Noise - 0.1Hz to 10Hz:
- 0.25ppmp-p
- Noise - 10Hz to 10kHz:
- 0.67ppmrms
- Voltage - Input:
- 13.2V
- Current - Supply:
- 7.5mA
- Current - Cathode:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-CLCC (5x5)
LTC6655CHLS8-5 FAQ
1.How can I place an order for LTC6655CHLS8-5 through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6655CHLS8-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6655CHLS8-5 reliable?
The price and inventory of LTC6655CHLS8-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6655CHLS8-5 is usually 5 days.
3.What payment methods are accepted for LTC6655CHLS8-5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6655CHLS8-5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6655CHLS8-5?
LTC6655CHLS8-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6655CHLS8-5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6655CHLS8-5?
For technical support, including LTC6655CHLS8-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6655CHLS8-5 requirements.
6.How does Aetrix verify that LTC6655CHLS8-5 is sourced from the original manufacturer or authorized distributors?
All LTC6655CHLS8-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6655CHLS8-5 meets industry standards.
7.What is the process for return or replacement of LTC6655CHLS8-5?
All LTC6655CHLS8-5 units undergo pre-shipment inspection (PSI). If there is an issue with LTC6655CHLS8-5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6655CHLS8-5 part is unused and in its original packaging.
Return procedure for LTC6655CHLS8-5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6655CHLS8-5 Tags
-
TL431AIDBZR
Texas Instruments
-
TL431BQDBZR
Texas Instruments

-
AN431AN-ATRG1
Diodes Incorporated

-
LM4040CYM3-2.5-TR
Microchip Technology

-
LM4040CYM3-4.1-TR
Microchip Technology
-
LM4040EIM3-2.5/NOPB
Texas Instruments

-
AZ431LBNTR-G1
Diodes Incorporated
-
LM4040D20IDBZR
Texas Instruments
-
LM4041DIM3-ADJ/NOPB
Texas Instruments
-
LM4040DIM3X-2.5/NOPB
Texas Instruments
-
LM4040DIM3-2.5/NOPB
Texas Instruments

-
AZ431LANTR-G1
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

