Analog Devices Inc. LTC6905HS5#PBF
- Part No.:
- LTC6905HS5#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Programmable Timers and Oscillators
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
LTC6905HS5#PBF.pdf
- Description:
- 17MHZ TO 170MHZ RES SET SOT-23 O
- Quantity:
- Payment:

- Shipping:

Inventory:1,378
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6905HS5#PBF from Analog Devices (formerly Linear Technology) is a precision programmable silicon oscillator in a 5-lead TSOT-23 package, generating rail-to-rail CMOS square-wave outputs from 17.225MHz to 170MHz with ±0.5% typical frequency accuracy over 0°C to 70°C and ±1.9% max over –40°C to 125°C. It uses a single external resistor (10kΩ–25kΩ) and a three-state DIV pin to select ÷1/÷2/÷4 division, delivering fast 100μs start-up, 0.5ns rise/fall times (CL = 5pF), and 7.2ps RMS jitter at 170MHz - ideal for high-speed data bus clocking and crystal replacement in industrial control systems.
For engineers reviewing the LTC6905HS5#PBF datasheet, LTC6905HS5#PBF pinout, LTC6905HS5#PBF application, or LTC6905HS5#PBF equivalent, key selection criteria include its guaranteed –40°C to 125°C operating range (H-grade), ±20ppm/°C temperature stability, 2.7V–5.5V single-supply operation, and resistor-programmable frequency without lookup tables.
Technical Context
The LTC6905HS5#PBF implements a proprietary feedback loop that linearizes RSET-to-frequency response, enabling direct calculation via fOSC = (168.5 MHz × 10 kΩ / RSET) + 1.5 MHz. Its master oscillator operates from 68.9MHz to 170MHz, with internal programmable divider (N = 1, 2, or 4) extending usable output range down to 17.225MHz.
Pin 3 (SET) maintains VSET ≈ V+ – 1V with <10pF recommended stray capacitance; Pin 4 (DIV) detects high (V+), floating (midsupply), or low (GND) states using dual 15μA/11μA current sources, enabling robust three-state logic without external pull resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 17.225MHz to 170MHz - covers PCIe reference clocks, USB 2.0 PHY timing, and FPGA system clocks with single-resistor tuning. |
| Frequency Accuracy | ±0.5% typ (0°C to 70°C), ±1.9% max (–40°C to 125°C) - enables drop-in replacement of ±100ppm crystals without calibration. |
| Temp Stability | ±20ppm/°C - ensures stable timing across automotive under-hood and industrial motor drive environments. |
| Rise/Fall Time | 0.5ns (CL = 5pF) - supports clean edge integrity for >100MHz digital interfaces with minimal signal distortion. |
| Timing Jitter | 7.2ps RMS at 170MHz - meets jitter budgets for SerDes clocking and high-resolution ADC sampling clocks. |
| Supply Current | 6mA typ at 100MHz (V+ = 3V) - balances performance and power in space-constrained embedded systems. |
| Duty Cycle | 50% ±2.5% - maintains symmetrical clock edges critical for DDR memory timing and balanced logic paths. |
Pinout & Package
Package: 5-lead TSOT-23 (S5), 1.0mm profile, JEDEC MO-193 compliant, footprint compatible with standard SOT-23 pick-and-place equipment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ (Pin 1) | Power supply input | Accepts 2.7V–5.5V; requires local 0.1μF bypass to GND for noise immunity and stable oscillation. |
| GND (Pin 2) | Ground reference | Must connect directly to low-impedance ground plane; shared return path for SET and DIV bias currents. |
| SET (Pin 3) | Frequency-setting resistor node | Holds ~1V below V+; resistor (10kΩ–25kΩ) between V+ and SET sets master oscillator frequency linearly. |
| DIV (Pin 4) | Divider ratio control | Three-state detection: tied to V+ → ÷1, floating → ÷2, tied to GND → ÷4; no external pull required. |
| OUT (Pin 5) | CMOS clock output | Rail-to-rail square wave; drives 5kΩ/5pF loads directly; 0.5ns edges support high-speed interface timing. |
Key Features
| Feature | Design Value |
|---|---|
| Resistor-programmed frequency | Eliminates need for crystal load capacitors, trimming, or frequency tables - simplifies BOM and layout. |
| Three-state DIV input | Enables three discrete output frequencies per RSET value without additional logic or I²C interface. |
| Fast 100μs start-up | Supports rapid system wake-up and dynamic clock gating in battery-powered instrumentation. |
| ±20ppm/°C temp drift | Outperforms ceramic resonators and matches mid-tier TCXOs for cost-sensitive industrial applications. |
| 7.2ps RMS jitter at 170MHz | Meets jitter requirements for USB 2.0, SATA Gen1, and FPGA transceiver reference clocks. |
Applications
| High-Speed Data Bus Clocking | FPGA System Clock Generation |
|---|---|
Use Scenario: Providing synchronous clocking for DDR3 memory interfaces on industrial PLC mainboards. IC Role / Device Role / Timing Role: Primary system clock source with deterministic phase alignment across multiple memory channels. Use Value: 50% ±2.5% duty cycle and 0.5ns edge rates ensure setup/hold margin compliance at 400MT/s data rates. |
Use Scenario: Generating configurable reference clocks for Xilinx Artix-7 FPGA configuration and logic fabric. IC Role / Device Role / Timing Role: Programmable clock generator replacing fixed-frequency crystals to support multiple design revisions. Use Value: Single-resistor tuning allows frequency adjustment during prototyping without PCB respin. |
| Crystal Oscillator Replacement | Industrial Sensor Interface Timing |
Use Scenario: Replacing 25MHz fundamental-mode quartz crystals in motor drive gate driver ICs. IC Role / Device Role / Timing Role: High-stability clock source tolerant of board-level vibration and thermal cycling. Use Value: ±20ppm/°C drift and –40°C to 125°C operation exceed quartz reliability in harsh environments. |
Use Scenario: Synchronizing sigma-delta ADC sampling in industrial pressure transmitters. IC Role / Device Role / Timing Role: Low-jitter master clock for precision analog-to-digital conversion. Use Value: 7.2ps RMS jitter at 170MHz translates to <0.001 LSB timing error in 24-bit ADC systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC6905IS5#PBF | Same architecture and pinout; rated for –40°C to 85°C (I-grade) instead of –40°C to 125°C (H-grade). | Suitable for commercial/industrial ambient environments but not extended-temperature motor control enclosures. | Select LTC6905HS5#PBF when operating above 85°C ambient or requiring full H-grade qualification. |
| LTC6905CS5#PBF | Same architecture and pinout; specified only for 0°C to 70°C (C-grade); ±0.5% accuracy limited to this range. | Valid only for consumer-grade or lab equipment with controlled thermal environments. | Choose LTC6905HS5#PBF for production systems requiring guaranteed performance across full industrial temperature range. |
Compared with LTC6905IS5#PBF and LTC6905CS5#PBF, the LTC6905HS5#PBF provides extended high-temperature operation (up to 125°C junction), tighter specification holdover across –40°C to 125°C, and qualification for mission-critical industrial applications where thermal derating is impractical.
Availability
LTC6905HS5#PBF is available at Aetrix Electronics and suitable for high-speed data bus clocking, FPGA system clock generation, and crystal oscillator replacement requiring stable component supply across extended temperature ranges.
Supply support for LTC6905HS5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and mixed-signal product lines, including timing solutions with industry-leading jitter and stability specs.
The LTC6905HS5#PBF belongs to Linear's programmable silicon oscillator family, designed specifically to replace quartz crystals and ceramic resonators in space-constrained, thermally demanding industrial and automotive subsystems.
FAQ
What is the guaranteed operating temperature range for the LTC6905HS5#PBF?
The LTC6905HS5#PBF is fully specified and tested over –40°C to 125°C, with frequency accuracy guaranteed at ±1.9% maximum across this full range. This H-grade rating makes it suitable for under-hood automotive modules, industrial motor drives, and outdoor telecom equipment where ambient temperatures exceed 85°C.
How does the DIV pin on the LTC6905HS5#PBF determine output frequency division?
The DIV pin (Pin 4) on the LTC6905HS5#PBF uses internal current sources to detect three states: tied to V+ selects ÷1 (full master frequency), floating selects ÷2 (mid-range), and tied to GND selects ÷4 (lowest range). No external pull resistors are needed - the device actively biases the pin to midsupply when floating, enabling reliable three-state logic with minimal external components.
Can the LTC6905HS5#PBF achieve better than ±0.5% frequency accuracy?
The LTC6905HS5#PBF achieves ±0.5% typical accuracy over 0°C to 70°C, but its datasheet specifies ±1.9% maximum over –40°C to 125°C. For tighter accuracy, Analog Devices offers the pin-compatible LTC6905-XXX fixed-frequency variants with internal resistors and ±50ppm total accuracy - however, these require selecting a specific frequency at order time rather than field programming.
What is the maximum capacitive load the LTC6905HS5#PBF OUT pin can drive reliably?
The LTC6905HS5#PBF OUT pin is characterized to drive 5pF loads with guaranteed 0.5ns rise/fall times. For larger capacitive loads, the maximum CLOAD (in pF) is calculated as 45454/(ROUT × fOSC), where ROUT is ~27Ω at 3V supply. At 50MHz, this yields ≤33.6pF. Exceeding this limit increases edge distortion and jitter, degrading timing margins in high-speed interfaces.
Does the LTC6905HS5#PBF require external bypassing, and if so, what is the recommended configuration?
Yes - the LTC6905HS5#PBF requires a 0.1μF ceramic capacitor placed directly between V+ (Pin 1) and GND (Pin 2), with no vias or traces between the capacitor pads and pins. This capacitor must be on the same PCB side as the LTC6905HS5#PBF and located within 2mm of the device to suppress supply noise that could modulate frequency or increase jitter, especially at switching regulator frequencies near fMO/64.
LTC6905HS5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Oscillator, Silicon
- Count:
- -
- Frequency:
- 17MHz ~ 170MHz
- Voltage - Supply:
- 2.7V ~ 5.5V
- Current - Supply:
- 14 mA
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- TSOT-23-5
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC6905HS5#PBF FAQ
1.How can I place an order for LTC6905HS5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6905HS5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6905HS5#PBF reliable?
The price and inventory of LTC6905HS5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6905HS5#PBF is usually 5 days.
3.What payment methods are accepted for LTC6905HS5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6905HS5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6905HS5#PBF?
LTC6905HS5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6905HS5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6905HS5#PBF?
For technical support, including LTC6905HS5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6905HS5#PBF requirements.
6.How does Aetrix verify that LTC6905HS5#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6905HS5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6905HS5#PBF meets industry standards.
7.What is the process for return or replacement of LTC6905HS5#PBF?
All LTC6905HS5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6905HS5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6905HS5#PBF part is unused and in its original packaging.
Return procedure for LTC6905HS5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6905HS5#PBF Tags

-
NE555DR
Texas Instruments

-
SA555DR
Texas Instruments

-
NA555DR
Texas Instruments

-
SE555DR
Texas Instruments

-
NE555P
Texas Instruments
-
CD4541BM96
Texas Instruments

-
CD4541BE
Texas Instruments

-
TLC555QDR
Texas Instruments

-
TLC555IDR
Texas Instruments

-
TLC555QDRQ1
Texas Instruments

-
TPL5010DDCR
Texas Instruments

-
TLC555CP
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

