Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Programmable Timers and Oscillators

Analog Devices Inc. LTC6905MPS5#TRPBF

Name: LTC6905MPS5#TRPBF
Brand: Analog Devices Inc.
SKU: LTC6905MPS5#TRPBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC6905MPS5#TRPBF

Manufacturer:: Analog Devices Inc.

Category:: Programmable Timers and Oscillators

Package:: SOT-23-5 Thin, TSOT-23-5

Datasheet:: LTC6905MPS5#TRPBF.pdf

Description:: IC OSC SILICON PROG TSOT23-5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,703

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC6905MPS5#TRPBF from Analog Devices (formerly Linear Technology) is a precision programmable silicon oscillator IC used for high-stability clock generation in space-constrained systems. It delivers rail-to-rail CMOS square-wave output from 17.225MHz to 170MHz with ±0.5% typical frequency accuracy over 0°C–70°C, ±2.9% max over –55°C to 125°C, and ±20ppm/°C temperature stability - ideal for replacing ceramic or crystal oscillators in industrial and aerospace timing applications.

For engineers reviewing the LTC6905MPS5#TRPBF datasheet, LTC6905MPS5#TRPBF pinout, LTC6905MPS5#TRPBF application, or LTC6905MPS5#TRPBF equivalent, key selection criteria include its resistor-programmable frequency range, three-state divider (÷1/÷2/÷4), fast 100μs start-up, low 7.2ps RMS jitter at 170MHz, and operation from a single 2.7V–5.5V supply in a 5-lead TSOT-23 package.

Technical Context

The LTC6905MPS5#TRPBF implements a proprietary feedback loop that linearizes the R_SET-to-frequency relationship, eliminating lookup tables and enabling direct calculation via f_OSC = (168.5MHz × 10kΩ / R_SET) + 1.5MHz. Its master oscillator runs at 68.9–170MHz, then passes through a digitally controlled ÷1/÷2/÷4 divider to achieve final output frequencies from 17.225MHz to 170MHz.

Pin 3 (SET) maintains ~1V below V+ across R_SET (10k–25kΩ), while Pin 4 (DIV) uses three-state detection (V+, floating, GND) to select division ratio. The CMOS output driver supports 500Ω loads at 3V and achieves 0.5ns rise/fall times (CL = 5pF), with timing jitter tightly specified at 7.2ps RMS (170MHz, ÷1).

Key Specifications

Parameter	Value and Actual Design Meaning
Frequency Range	17.225MHz to 170MHz - covers high-speed data bus clocks, FPGA reference clocks, and ADC/DAC sampling clocks without external PLLs.
Frequency Accuracy	±0.5% typ (0°C–70°C); ±2.9% max (–55°C–125°C) - enables reliable timing in extended-temperature industrial and military systems without calibration.
Temp Stability	±20ppm/°C - ensures minimal drift across wide ambient ranges, critical for stable serial link timing and sensor synchronization.
Jitter (RMS)	7.2ps at 170MHz (÷1) - meets stringent requirements for high-speed SerDes, Gigabit Ethernet PHY clocks, and RF sampling clocks.
Supply Range	2.7V to 5.5V - interoperates with 3.3V and 5V logic domains and supports mixed-voltage board designs.
Start-up Time	100μs to within 1% of final frequency - enables rapid system wake-up and low-power duty-cycled timing in battery-operated equipment.
Output Drive	Rail-to-rail CMOS, 0.5ns tr/tf (CL = 5pF) - directly interfaces with FPGA clock inputs, microcontroller XTAL pins, and high-speed logic without buffer stages.

Pinout & Package

Package: 5-lead TSOT-23 (S5), 1mm profile, JEDEC MO-193 compliant, footprint compatible with standard SOT-23 pick-and-place equipment.

Pin/Terminal	Circuit Role	Design Meaning
V+ (Pin 1)	Power supply input	Accepts 2.7V–5.5V; requires local 0.1μF bypass to GND for noise immunity and stable frequency accuracy.
GND (Pin 2)	Ground reference	Must connect to low-impedance ground plane; shared return path for SET and DIV bias currents.
SET (Pin 3)	Frequency-setting resistor node	Internal voltage held ~1V below V+; connects to R_SET (10k–25kΩ) - stray capacitance must be <10pF to avoid jitter increase.
DIV (Pin 4)	Divider ratio control	Three-state input: tied to V+ → ÷1; floating → ÷2; tied to GND → ÷4 - internal current sources detect state without external pull-ups/downs.
OUT (Pin 5)	CMOS clock output	Delivers rail-to-rail square wave; drives 5kΩ/5pF loads directly; rise/fall times ≤0.5ns ensure clean edge integrity into high-speed receivers.

Key Features

Feature	Design Value
Resistor-programmable frequency	Single external 10k–25kΩ metal-film resistor sets precise output - eliminates crystal inventory, layout complexity, and EMI concerns of discrete resonators.
Three-state divider (÷1/÷2/÷4)	One pin (DIV) selects three output frequencies per R_SET value - enables flexible clock tree design without additional dividers or configuration registers.
Linear R_SET-to-frequency transfer	Proprietary feedback loop enforces f = (168.5MHz × 10kΩ / R_SET) + 1.5MHz - eliminates calibration tables and simplifies firmware-based frequency tuning.
Low-jitter, fast-edge output	7.2ps RMS jitter at 170MHz and 0.5ns rise/fall times - meets timing budgets for 1Gbps+ serial links and sub-ns sampling windows in high-resolution ADCs.
Extended temperature grade	Specified from –55°C to +125°C (MP grade) - qualified for aerospace, downhole, and under-hood automotive applications where commercial/industrial grades fail.

Applications

High-Speed Data Bus Clocking	FPGA Reference Clock Generation
Use Scenario: Providing synchronous clocking for DDR3/DDR4 memory interfaces or PCIe Gen2/Gen3 root complex controllers. IC Role / Device Role / Timing Role: Primary system clock source with deterministic phase alignment and low period jitter to meet t_CK and t_CCD timing margins. Use Value: Eliminates need for external crystal oscillator + buffer chain, reducing BOM count and PCB area while maintaining <10ps cycle-to-cycle jitter compliance.	Use Scenario: Supplying clean, stable reference clocks to Xilinx Artix-7 or Intel Cyclone V FPGA clock management tiles (CMTs). IC Role / Device Role / Timing Role: Low-phase-noise clock generator feeding PLLs inside FPGA fabric for multi-domain clock synthesis. Use Value: ±20ppm/°C stability and 7.2ps RMS jitter prevent PLL unlock events and bit errors during thermal cycling in embedded vision or radar processing systems.
Ceramic Oscillator Replacement	Fixed Crystal Oscillator Drop-in Alternative
Use Scenario: Upgrading legacy designs using 25MHz–100MHz ceramic resonators prone to aging, shock sensitivity, and wide tolerance spread. IC Role / Device Role / Timing Role: Direct drop-in replacement with superior frequency accuracy, temperature stability, and shock/vibration immunity. Use Value: Reduces field failure rate due to timing margin violations by improving initial accuracy from ±0.5% (ceramic) to ±0.5% typ (LTC6905MPS5#TRPBF) over full temp range.	Use Scenario: Replacing fixed-frequency crystal oscillators (XO) in cost-sensitive industrial controllers where flexibility is needed for future frequency changes. IC Role / Device Role / Timing Role: Programmable alternative to XO - same footprint and drive strength, but adjustable via R_SET and DIV pin strap. Use Value: Enables one PCB revision to support multiple product SKUs (e.g., 25MHz/50MHz/100MHz variants) without redesigning clock circuitry or sourcing new oscillators.

High-Speed Data Bus Clocking

FPGA Reference Clock Generation

Use Scenario: Providing synchronous clocking for DDR3/DDR4 memory interfaces or PCIe Gen2/Gen3 root complex controllers.

IC Role / Device Role / Timing Role: Primary system clock source with deterministic phase alignment and low period jitter to meet t_CK and t_CCD timing margins.

Use Value: Eliminates need for external crystal oscillator + buffer chain, reducing BOM count and PCB area while maintaining <10ps cycle-to-cycle jitter compliance.

Use Scenario: Supplying clean, stable reference clocks to Xilinx Artix-7 or Intel Cyclone V FPGA clock management tiles (CMTs).

IC Role / Device Role / Timing Role: Low-phase-noise clock generator feeding PLLs inside FPGA fabric for multi-domain clock synthesis.

Use Value: ±20ppm/°C stability and 7.2ps RMS jitter prevent PLL unlock events and bit errors during thermal cycling in embedded vision or radar processing systems.

Ceramic Oscillator Replacement

Fixed Crystal Oscillator Drop-in Alternative

Use Scenario: Upgrading legacy designs using 25MHz–100MHz ceramic resonators prone to aging, shock sensitivity, and wide tolerance spread.

IC Role / Device Role / Timing Role: Direct drop-in replacement with superior frequency accuracy, temperature stability, and shock/vibration immunity.

Use Value: Reduces field failure rate due to timing margin violations by improving initial accuracy from ±0.5% (ceramic) to ±0.5% typ (LTC6905MPS5#TRPBF) over full temp range.

Use Scenario: Replacing fixed-frequency crystal oscillators (XO) in cost-sensitive industrial controllers where flexibility is needed for future frequency changes.

IC Role / Device Role / Timing Role: Programmable alternative to XO - same footprint and drive strength, but adjustable via R_SET and DIV pin strap.

Use Value: Enables one PCB revision to support multiple product SKUs (e.g., 25MHz/50MHz/100MHz variants) without redesigning clock circuitry or sourcing new oscillators.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LTC6905IS5#TRPBF	Same architecture and pinout; rated for –40°C to +85°C (I-grade) instead of –55°C to +125°C (MP-grade).	Lower temperature range limits use in aerospace, military, or extreme-environment industrial deployments.	Select LTC6905IS5#TRPBF only if operating ambient stays above –40°C and cost reduction is prioritized over extended reliability qualification.
LTC6905HS5#TRPBF	Same electrical specs and package; rated for –40°C to +125°C (H-grade) with tighter frequency accuracy (±2.5% max over –40°C to +125°C vs ±2.9% for MP-grade).	H-grade offers better accuracy than MP-grade at high temperatures but lacks –55°C low-end capability required for space or cryogenic applications.	Choose LTC6905HS5#TRPBF when high-temp stability is critical and operation below –40°C is not required - e.g., automotive engine control units or power inverters.

Compared with LTC6905MPS5#TRPBF, the I-grade alternative trades extended low-temperature operation for lower cost, while the H-grade improves high-temperature accuracy at the expense of cryogenic capability - making the MP-grade uniquely suited for full-military-spec environments where both extremes matter.

Availability

LTC6905MPS5#TRPBF is available at Aetrix Electronics and suitable for high-reliability industrial control, aerospace avionics, and downhole instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LTC6905MPS5#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices acquired Linear Technology in 2017 and maintains full technical support, manufacturing, and qualification for all Linear-branded precision analog products.

The LTC6905 series belongs to Linear's precision timing portfolio, designed specifically to replace quartz crystals and ceramic resonators in space-constrained, high-reliability systems where programmability, temperature resilience, and low jitter are mandatory.

FAQ

What is the operating temperature range of the LTC6905MPS5#TRPBF?

The LTC6905MPS5#TRPBF is an MP-grade device qualified for operation from –55°C to +125°C, with full electrical specifications guaranteed across this range. Its frequency accuracy is ±2.9% maximum over –55°C to +125°C, and temperature stability is ±20ppm/°C - making it suitable for aerospace, defense, and oilfield electronics where extreme environmental conditions are encountered. This range exceeds that of commercial (C), industrial (I), and high-temp (H) variants.

How do I calculate the frequency-setting resistor R_SET for a target output frequency with the LTC6905MPS5#TRPBF?

Use the formula R_SET = (10kΩ × 168.5MHz) / (f_OSC × N – 1.5MHz), where f_OSC is your desired output frequency in MHz and N is the divider ratio (1, 2, or 4). For example, to generate 50MHz with ÷2 (N = 2): R_SET = (10k × 168.5) / (50 × 2 – 1.5) ≈ 17.0kΩ. R_SET must be between 10kΩ and 25kΩ; values outside this range invalidate the LTC6905MPS5#TRPBF's accuracy specification.

Can the LTC6905MPS5#TRPBF drive a 50Ω transmission line directly?

No, the LTC6905MPS5#TRPBF CMOS output is not designed to drive 50Ω loads directly. Its typical output resistance is ~27Ω at 3V (per ROUT vs V+ graph), and it is specified to drive ≥5kΩ resistive loads or ≤5pF capacitive loads. Driving a 50Ω line would cause excessive current draw, signal reflection, and potential output distortion. Use a dedicated clock buffer (e.g., LTC6900-series fanout buffer) or impedance-matching series resistor for 50Ω interface applications.

What is the maximum allowable stray capacitance on the SET pin (Pin 3) of the LTC6905MPS5#TRPBF?

The SET pin (Pin 3) of the LTC6905MPS5#TRPBF must have stray capacitance limited to ≤10pF to maintain specified jitter performance and oscillator stability. Exceeding this value introduces phase noise and can cause frequency instability or increased RMS jitter - especially critical at high frequencies (>100MHz). Layout best practices include keeping the R_SET trace short, avoiding vias near Pin 3, and routing away from noisy signals or power planes.

Does the LTC6905MPS5#TRPBF require external decoupling, and if so, what value is recommended?

Yes, the LTC6905MPS5#TRPBF requires a 0.1μF ceramic capacitor placed directly between V+ (Pin 1) and GND (Pin 2), with no vias in the connection. This capacitor must be mounted on the same PCB side as the device and located as close as possible to the pins to minimize inductance. Failure to provide proper decoupling increases power supply noise coupling, degrading frequency accuracy and increasing jitter - particularly when powered from switching regulators or noisy digital supplies.

LTC6905MPS5#TRPBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: SOT-23-5 Thin, TSOT-23-5

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Oscillator, Silicon

Count:: -

Frequency:: 17MHz ~ 170MHz

Voltage - Supply:: 2.7V ~ 5.5V

Current - Supply:: 14 mA

Operating Temperature:: -55°C ~ 125°C

Supplier Device Package:: TSOT-23-5

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

LTC6905MPS5#TRPBF FAQ

1.How can I place an order for LTC6905MPS5#TRPBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC6905MPS5#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC6905MPS5#TRPBF reliable?

The price and inventory of LTC6905MPS5#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6905MPS5#TRPBF is usually 5 days.

3.What payment methods are accepted for LTC6905MPS5#TRPBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6905MPS5#TRPBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC6905MPS5#TRPBF?

LTC6905MPS5#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC6905MPS5#TRPBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC6905MPS5#TRPBF?

For technical support, including LTC6905MPS5#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6905MPS5#TRPBF requirements.

6.How does Aetrix verify that LTC6905MPS5#TRPBF is sourced from the original manufacturer or authorized distributors?

All LTC6905MPS5#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6905MPS5#TRPBF meets industry standards.

7.What is the process for return or replacement of LTC6905MPS5#TRPBF?

All LTC6905MPS5#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6905MPS5#TRPBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC6905MPS5#TRPBF part is unused and in its original packaging.

Return procedure for LTC6905MPS5#TRPBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…