Analog Devices Inc. LTC690CN8#PBF
- Part No.:
- LTC690CN8#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC690CN8#PBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:215
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC690CN8#PBF from Analog Devices (formerly Linear Technology) is an 8-pin microprocessor supervisory IC providing guaranteed reset assertion down to VCC = 1V, 4.65V precision power supply monitoring, battery backup switching, power-fail warning, and watchdog timing. It integrates a charge-pumped NMOS VOUT switch (50mA, 5Ω typical RDS(on)), internal 1.3V reference for PFI comparator, and fixed 35ms minimum reset active time. Used in battery-backed CMOS RAM systems requiring stable low-dropout auxiliary power and early power-fail detection.
For engineers reviewing the LTC690CN8#PBF datasheet, LTC690CN8#PBF pinout, LTC690CN8#PBF application, or LTC690CN8#PBF equivalent, this page delivers verified circuit role, exact pin functions, confirmed reset threshold hysteresis (40mV), battery switchover thresholds (70mV up / 50mV down), and real-world timing behavior under VCC decay and VBATT transition.
Technical Context
The LTC690CN8#PBF implements a dual-path power management architecture: a precision bandgap-referenced voltage comparator (C1) monitors VCC against 4.65V nominal threshold with 40mV hysteresis, while a separate comparator (C2) controls automatic switchover between VCC and VBATT using 70mV/50mV thresholds and 20mV hysteresis. Its internal oscillator sets fixed 35ms min reset pulse width and 1.6s/100ms watchdog timeout periods.
It features a charge-pumped NMOS VOUT switch delivering up to 50mA at ≤5Ω on-resistance during main power operation, and a 125Ω PMOS switch enabling <1µA standby current in battery-backup mode. The RESET output remains logic-low down to VCC = 1V, ensuring reliable µP hold-down during brownout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65V typical; guarantees µP reset before VCC drops below 4.75V (5% tolerance), preventing unstable execution. |
| Reset Active Time | Min 35ms; holds RESET low long enough for µP and power supply stabilization after power-up or brownout recovery. | Battery Switchover | VCC–VBATT = 70mV (power-up), 50mV (power-down); prevents oscillation with 20mV hysteresis during marginal supply conditions. |
| VOUT Output Capability | 50mA max, 5Ω typical RDS(on); powers CMOS RAM directly without external pass devices in most embedded applications. |
| Standby Current | 1µA max in battery-backup mode; enables multi-year operation from coin-cell batteries or supercaps. |
| Power-Fail Detection | 1.3V internal reference; allows user-configurable early warning via external resistor divider on PFI pin. |
| Operating Temp Range | 0°C to 70°C; validated for commercial-grade industrial and computing applications without derating. |
Pinout & Package
Package: 8-lead PDIP (N8), 0°C to 70°C operating range, θJA = 130°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main 5V supply input | Bypassed with 0.1µF capacitor; monitored by precision comparator C1 for reset generation. |
| VOUT | Backed-up memory supply output | Switches automatically between VCC (NMOS) and VBATT (PMOS); delivers up to 50mA with low dropout. |
| PFI | Power-fail input | Non-inverting input to comparator C3; referenced to internal 1.3V; triggers PFO when voltage falls below threshold. |
| GND | Analog/digital ground reference | Common return for all internal circuits; must be low-impedance connection to system ground plane. |
| WDI | Watchdog timer input | Three-level input (high/low/floating); resets watchdog on each transition; floating disables timer. |
| VBATT | Battery backup supply input | Accepts 2.0V–4.25V; powers VOUT via PMOS switch when VCC drops below VBATT minus 50mV. |
| PFO | Power-fail output | Open-drain logic output; goes low when PFI < 1.3V; used to interrupt µP for controlled shutdown. |
| RESET | Active-low microprocessor reset | Guaranteed logic-low down to VCC = 1V; asserts for ≥35ms after VCC crosses reset threshold. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed Reset at VCC = 1V | Ensures µP remains held in reset during deep brownout, eliminating erratic behavior or data corruption. |
| Fast RAM Chip Enable Gating | 35ns max propagation delay on CE OUT (in LTC691/LTC695 only - not present on LTC690CN8#PBF; omitted) |
| Low Standby Current | 1µA max in battery-backup mode extends shelf life of coin-cell-powered systems beyond 10 years. |
| Thermal Limiting Protection | Internal thermal shutdown at ~155°C with 10°C hysteresis prevents damage during sustained overload or short-circuit events. |
| SO-8 and S16 Packaging | Not applicable - LTC690CN8#PBF uses 8-lead PDIP (N8); SO-8 variant is LTC690CS8#PBF. |
Applications
| Industrial Control PLCs | Medical Portable Monitors |
|---|---|
Use Scenario: Maintaining volatile configuration and calibration data during AC mains interruption or battery swap. IC Role / Device Role / Timing Role: Supervisory IC providing VCC monitoring, battery-backed VOUT, and power-fail interrupt (PFO) to trigger EEPROM save before shutdown. Use Value: Prevents loss of critical device settings and patient history by guaranteeing RAM retention and initiating safe data commit within 8ms of PFO assertion. | Use Scenario: Preserving real-time sensor buffers and alarm state during brief battery disconnection in handheld ECG units. IC Role / Device Role / Timing Role: Dual-role supervisor: generates RESET pulse on power-up/brownout and switches VOUT to VBATT within 20µs when VCC drops. Use Value: Enables uninterrupted waveform capture across battery changes, supported by 1µA standby current and guaranteed 1V reset hold. |
| Automotive Infotainment Head Units | Point-of-Sale Terminals |
Use Scenario: Safeguarding firmware update status and UI state during vehicle ignition cycling or 12V supply transients. IC Role / Device Role / Timing Role: Power integrity monitor asserting RESET if 5V rail dips below 4.65V, and issuing PFO interrupt for graceful UI suspend prior to full reset. Use Value: Eliminates boot-loop failures caused by marginal 5V supplies, improving field reliability and reducing service calls. | Use Scenario: Securing transaction logs and encryption keys during unexpected AC outage or UPS switchover in retail kiosks. IC Role / Device Role / Timing Role: Battery-backed supervisor delivering clean 35ms RESET pulse and enabling write-protection of FRAM via CE OUT (not available on LTC690CN8#PBF; use RESET instead). Use Value: Ensures atomic commit of financial records by synchronizing PFO-triggered save with subsequent RESET assertion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690CPA+ | Pin-compatible 8-pin DIP; 4.65V reset threshold; no integrated VOUT switch; requires external diode for battery backup. | Lacks charge-pumped VOUT and battery switchover logic; cannot drive RAM directly - needs external components for same functionality. | Select when legacy MAX690 footprint compatibility is mandatory and external battery-switching circuitry is acceptable. |
| TPS3823DBVR | 3-pin SOT-23; 4.63V reset threshold; no PFI/PFO, no battery backup, no watchdog; only reset + manual reset input. | Minimalist reset-only function; no power-fail warning, no VOUT, no battery support - suitable only for basic reset needs. | Select only for space-constrained designs where full LTC690CN8#PBF feature set is unnecessary and cost is primary driver. |
Compared with MAX690CPA+ and TPS3823DBVR, the LTC690CN8#PBF provides integrated battery switchover, guaranteed 1V reset hold, and power-fail warning in a single 8-pin package - eliminating 3–5 external components required by alternatives to achieve equivalent system-level functionality.
Availability
LTC690CN8#PBF is available at Aetrix Electronics and suitable for industrial control PLCs, medical portable monitors, automotive infotainment head units, point-of-sale terminals, and battery-backed data loggers requiring stable component supply across extended production lifecycles.
Supply support for LTC690CN8#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC690 family was designed specifically for microprocessor-based systems needing integrated power monitoring, battery backup, power-fail warning, and watchdog timing - consolidating functions previously requiring 4–6 discrete ICs into one compact solution.
FAQ
What is the guaranteed minimum reset assertion voltage for LTC690CN8#PBF?
The LTC690CN8#PBF guarantees RESET remains logic-low down to VCC = 1V, ensuring the microprocessor stays in a known reset state even during severe brownout conditions. This specification is tested and guaranteed over the full 0°C to 70°C operating temperature range, and is independent of load or VBATT voltage. The LTC690CN8#PBF achieves this via dedicated low-voltage reset circuitry that operates below standard CMOS logic thresholds.
Does LTC690CN8#PBF support adjustable reset timeout periods?
No, the LTC690CN8#PBF has a fixed minimum reset active time of 35ms, determined by its internal oscillator. Adjustable reset timing is only available on the 16-pin LTC691 and LTC695 variants, which include OSC SEL and OSC IN pins for external clock or capacitor configuration. The LTC690CN8#PBF uses the internal oscillator exclusively and does not provide external adjustment capability.
Can LTC690CN8#PBF drive CMOS RAM directly without external components?
Yes, the LTC690CN8#PBF can drive CMOS RAM directly via its VOUT pin, which delivers up to 50mA with ≤5Ω typical on-resistance from the charge-pumped NMOS switch. When VCC is present, VOUT tracks VCC minus small dropout; during battery backup, it connects to VBATT through a 125Ω PMOS switch. No external pass transistor or diode is required for standard RAM loads, though heavy transient currents (>50mA) require the LTC691/LTC695 or external boost.
What is the function of the PFI and PFO pins on LTC690CN8#PBF?
The PFI (Power-Fail Input) pin accepts a user-defined voltage divider signal referenced to the LTC690CN8#PBF's internal 1.3V comparator threshold. When PFI falls below 1.3V, the PFO (Power-Fail Output) pin goes low to signal impending supply failure - typically used to trigger µP interrupts for controlled shutdown. PFO is open-drain and requires an external pull-up; it is forced low when VCC drops below VBATT, disabling false warnings during battery backup mode.
How does LTC690CN8#PBF handle battery switchover between VCC and VBATT?
The LTC690CN8#PBF uses comparator C2 to monitor the VCC–VBATT differential. When VCC rises to 70mV above VBATT, VOUT connects to VCC via the NMOS switch; when VCC falls to 50mV above VBATT, VOUT switches to VBATT via the PMOS switch. This 20mV hysteresis prevents chatter near the switchover point. In battery-backup mode, supply current drops to ≤1µA, and all outputs except RESET, RESET, and WDO assume defined states per Table 1 in the datasheet.
LTC690CN8#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
LTC690CN8#PBF FAQ
1.How can I place an order for LTC690CN8#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC690CN8#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC690CN8#PBF reliable?
The price and inventory of LTC690CN8#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC690CN8#PBF is usually 5 days.
3.What payment methods are accepted for LTC690CN8#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC690CN8#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC690CN8#PBF?
LTC690CN8#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC690CN8#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC690CN8#PBF?
For technical support, including LTC690CN8#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC690CN8#PBF requirements.
6.How does Aetrix verify that LTC690CN8#PBF is sourced from the original manufacturer or authorized distributors?
All LTC690CN8#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC690CN8#PBF meets industry standards.
7.What is the process for return or replacement of LTC690CN8#PBF?
All LTC690CN8#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC690CN8#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC690CN8#PBF part is unused and in its original packaging.
Return procedure for LTC690CN8#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC690CN8#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

