Analog Devices Inc. LTC6912HGN-1#PBF
- Part No.:
- LTC6912HGN-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC6912HGN-1#PBF.pdf
- Description:
- IC OPAMP PGA 2 CIRCUIT 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,808
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6912HGN-1#PBF from Analog Devices (formerly Linear Technology) is a dual-channel, low-noise, digitally programmable gain amplifier (PGA) with independent 3-wire SPI control per channel, offering inverting gains of 0, 1, 2, 5, 10, 20, 50, and 100 V/V. It features rail-to-rail input/output swing, 2 mV max offset voltage over –40°C to 125°C, 0.1 dB max channel-to-channel gain matching, and operates from 2.7V to 10.5V total supply. It is used in high-precision data acquisition systems requiring dynamic range up to 115 dB.
For engineers reviewing the LTC6912HGN-1#PBF datasheet, LTC6912HGN-1#PBF pinout, LTC6912HGN-1#PBF application, or LTC6912HGN-1#PBF equivalent, key selection criteria include guaranteed H-grade temperature operation (–40°C to 125°C), GN-16 SSOP package compatibility, SPI-controlled dual-channel gain independence, and low 12.6 nV/√Hz input noise at 50 kHz.
Technical Context
The LTC6912HGN-1#PBF implements two matched, fully differential-capable amplifiers with internal AGND reference generation for single-supply operation. Its 3-wire SPI interface supports independent gain programming per channel using an 8-bit command word, where nibbles Q7–Q4 and Q3–Q0 select upper/lower gain ranges - enabling precise digital gain control without external components.
Each channel supports hardware shutdown via SHDN pin (2 µA max at 2.7V) and software shutdown (state 1000), delivering <500 µA total supply current in shutdown. Gain-bandwidth product reaches 50 MHz at G = 100, and channel-to-channel isolation exceeds 89 dB at 200 kHz with G = 100, ensuring minimal crosstalk in multi-signal conditioning paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Options | 0, 1, 2, 5, 10, 20, 50, 100 V/V - all inverting; enables precise signal scaling without polarity inversion circuitry |
| Operating Temperature | –40°C to +125°C - qualified for automotive under-hood and industrial control environments |
| Input Noise Density | 12.6 nV/√Hz at 50 kHz (G = 100) - supports high-resolution sensor interfacing with minimal added noise |
| Offset Voltage | ≤2 mV over full temperature range - ensures DC accuracy in precision instrumentation front-ends |
| Channel Matching | ≤0.1 dB gain mismatch - critical for differential measurement and ratiometric sensor applications |
| Supply Range | 2.7V to 10.5V total - supports single 3.3V/5V or split ±2.5V/±5V rails without level-shifting |
| Dynamic Range | 115 dB system-level - achieved via low noise, low distortion (–90 dB THD at 10 kHz), and rail-to-rail swing |
Pinout & Package
16-pin narrow plastic SSOP (GN-16) package with exposed pad connected to V–; pin 1 marked by notch or dot. Pin 5 (SHDN) enables hardware shutdown; pins 6–8 (CS/LD, DIN, CLK) form dedicated 3-wire SPI bus; pins 1 and 16 are NC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | No Connect | Unused; must remain unconnected per datasheet - no internal function or tie requirement |
| 2 (INA) | Inverting Input A | Differential input node for Channel A; accepts rail-to-rail signals referenced to AGND |
| 3 (AGND) | Analog Ground Reference | Internally generated mid-supply reference; supports single-supply operation without external divider |
| 4 (INB) | Inverting Input B | Differential input node for Channel B; independently biased and gain-controlled |
| 5 (SHDN) | Hardware Shutdown Enable | Active-high logic input; pulls total supply current to ≤2 µA at 2.7V when asserted |
| 6 (CS/LD) | SPI Chip Select / Load | Edge-triggered latch for 8-bit gain command; falling edge loads new gain setting into selected channel |
| 7 (DIN) | SPI Data Input | Serial data line accepting MSB-first 8-bit command (Q7–Q0) for gain configuration |
| 8 (CLK) | SPI Clock Input | Up to 10 MHz clock; timing-critical for setup/hold compliance (t1 ≥ 30 ns at V+ ≥ 4.5V) |
| 9 (NC) | No Connect | Unused; electrically isolated - no routing or termination required |
| 10 (OUTA) | Amplifier A Output | Rail-to-rail output capable of sourcing/sinking ±27 mA (2.7V) or ±35 mA (±5V) |
| 11 (V–) | Negative Supply Rail | Power supply return; exposed pad internally tied to this pin - must be soldered to PCB ground plane |
| 12 (OUTB) | Amplifier B Output | Independent output with identical drive strength and swing as OUTA |
| 13 (V+) | Positive Supply Rail | Primary power input; supports 2.7V to 10.5V total supply across V+ and V– |
| 14 (NC) | No Connect | Unused; no internal connection - leave floating |
| 15 (DGND) | Digital Ground | Separate ground return for SPI interface; recommended to tie to AGND at single point near device |
| 16 (DOUT) | SPI Data Output | Readback-capable serial output; provides echo of last loaded command for verification |
Key Features
| Feature | Design Value |
|---|---|
| Independent Dual-Channel SPI Control | Each amplifier accepts unique 8-bit gain commands via shared CS/LD, DIN, CLK - eliminates need for separate controllers or multiplexing logic |
| Rail-to-Rail I/O with Internal AGND | Single 3.3V or 5V supply suffices; AGND pin delivers stable mid-supply reference without external resistors or op amps |
| Hardware + Software Shutdown Modes | SHDN pin reduces total current to ≤2 µA; SPI state 1000 achieves <500 µA - enables ultra-low-power sleep in battery-operated DAQ |
| Matched Gain Accuracy & Drift | 0.1 dB max inter-channel gain mismatch; ≤2 ppm/°C gain tempco at G = 1 - preserves ratio accuracy across temperature in sensor arrays |
| Wired-OR Output Capability | Outputs can be externally tied together to implement 2:1 analog MUX function - reduces component count in signal routing designs |
Applications
| Industrial Sensor Signal Conditioning | Automotive Battery Monitoring |
|---|---|
Use Scenario: Amplifying low-level outputs from strain gauges, RTDs, or thermocouples in PLC analog input modules. IC Role / Device Role / Timing Role: Dual PGA front-end providing programmable gain per channel to match varying sensor sensitivities and optimize ADC dynamic range. Use Value: 115 dB system dynamic range and 2 mV max offset ensure sub-16-bit effective resolution without calibration; H-grade temp range supports cabinet-mounted industrial enclosures. | Use Scenario: Simultaneous monitoring of individual cell voltages in 12S Li-ion battery packs for EVs and energy storage systems. IC Role / Device Role / Timing Role: Two independent channels condition differential cell voltage signals before feeding to a multiplexed ADC, with gain dynamically adjusted per cell's voltage range. Use Value: 0.1 dB channel matching maintains ratiometric accuracy between cells; rail-to-rail I/O accommodates wide common-mode voltage swings across stacked cells. |
| Medical ECG Front-End | Test & Measurement Equipment |
Use Scenario: Programmable gain stage in portable ECG devices to adapt to varying electrode contact impedances and patient anatomies. IC Role / Device Role / Timing Role: Dual-channel PGA sets optimal gain for lead-I and lead-II differential inputs prior to filtering and digitization. Use Value: 12.6 nV/√Hz input noise at high gain preserves microvolt-level cardiac signals; low THD (–90 dB) prevents harmonic distortion of diagnostic waveforms. | Use Scenario: Dynamic range extension in benchtop multimeters and oscilloscope vertical amplifiers requiring automatic ranging. IC Role / Device Role / Timing Role: Precision gain switching element that scales input signals to match full-scale ADC range without manual range selection. Use Value: SPI-controlled gain changes in <1 µs enable real-time auto-ranging; 50 MHz GBW at G = 100 supports bandwidth-critical measurements up to 500 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel programmable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC6912IGN-1#PBF | Same functionality and pinout, but rated for –40°C to 85°C only; lower max junction temperature (125°C vs 150°C) | Suitable for commercial/industrial ambient environments without extended thermal stress | Select when full H-grade temperature range is unnecessary and cost optimization is prioritized |
| AD8253ARMZ | 3-channel PGA with SPI, G = 1/10/100/1000; higher gain steps but no G = 0 or 2 V/V; 10 µV/°C offset drift vs 6 µV/°C for LTC6912HGN-1#PBF | Better suited for high-gain, low-frequency sensor interfaces requiring >1000× amplification | Choose when needing >100× gain or third channel; avoid if 0 V/V attenuation or 0.1 dB matching is required |
Compared with LTC6912IGN-1#PBF and AD8253ARMZ, the LTC6912HGN-1#PBF uniquely combines guaranteed 125°C operation, 0 V/V attenuation capability, and 0.1 dB channel matching - making it the only option qualified for high-reliability automotive and extended-temperature industrial signal chains requiring precise dual-channel ratio preservation.
Availability
LTC6912HGN-1#PBF is available at Aetrix Electronics and suitable for industrial sensor conditioning, automotive battery monitoring, medical ECG front-ends, test equipment auto-ranging, and precision data acquisition systems requiring stable component supply across extended temperature ranges.
Supply support for LTC6912HGN-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC6912 family was designed specifically for high-accuracy, low-noise, digitally controlled analog signal conditioning in space-constrained, thermally demanding applications - emphasizing rail-to-rail operation, SPI simplicity, and guaranteed performance across extended temperature grades.
FAQ
What is the maximum operating temperature for the LTC6912HGN-1#PBF?
The LTC6912HGN-1#PBF is specified for operation from –40°C to +125°C ambient temperature, with a maximum junction temperature of 150°C. This H-grade qualification makes it suitable for under-hood automotive applications and high-temperature industrial environments where standard I-grade (–40°C to 85°C) devices would fail.
Does the LTC6912HGN-1#PBF support non-inverting gain configurations?
No, the LTC6912HGN-1#PBF implements strictly inverting amplifier topology for both channels. All eight gain settings - 0, 1, 2, 5, 10, 20, 50, and 100 V/V - produce inverted output relative to the input. Non-inverting operation requires external configuration (e.g., inverter stage), which is not supported natively by the LTC6912HGN-1#PBF architecture.
Can the LTC6912HGN-1#PBF operate from a single 3.3V supply?
Yes, the LTC6912HGN-1#PBF operates from a single 3.3V supply (V+ = 3.3V, V– = 0V). Its rail-to-rail input and output stages, combined with the internally generated AGND reference (~1.65V), allow full-swing signal processing without external bias networks. Input common-mode range extends to 0.75V–2.55V, and output swing reaches within 20 mV of each rail under 10 kΩ load.
How does the SHDN pin interact with SPI-controlled shutdown on the LTC6912HGN-1#PBF?
The SHDN pin (Pin 5) provides hardware-level shutdown, reducing total supply current to ≤2 µA at 2.7V regardless of SPI state. SPI software shutdown (command state 1000) places each channel independently into low-power mode, drawing <500 µA total. Both modes are compatible: asserting SHDN overrides all SPI states and forces global shutdown, while SPI shutdown remains active only when SHDN is deasserted.
Is the DOUT pin on the LTC6912HGN-1#PBF functional in all gain configurations?
Yes, the DOUT pin functions as a readback output for the last 8-bit SPI command loaded via DIN, regardless of gain setting or channel selection. It echoes the exact byte written during the most recent CS/LD falling edge, enabling firmware verification of gain register updates. DOUT remains active during normal operation and does not require special initialization.
LTC6912HGN-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Programmable Gain
- Applications:
- Data Acquisition
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SSOP
LTC6912HGN-1#PBF FAQ
1.How can I place an order for LTC6912HGN-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6912HGN-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6912HGN-1#PBF reliable?
The price and inventory of LTC6912HGN-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6912HGN-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC6912HGN-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6912HGN-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6912HGN-1#PBF?
LTC6912HGN-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6912HGN-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6912HGN-1#PBF?
For technical support, including LTC6912HGN-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6912HGN-1#PBF requirements.
6.How does Aetrix verify that LTC6912HGN-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC6912HGN-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6912HGN-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC6912HGN-1#PBF?
All LTC6912HGN-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6912HGN-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6912HGN-1#PBF part is unused and in its original packaging.
Return procedure for LTC6912HGN-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6912HGN-1#PBF Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

