Analog Devices Inc. LTC694IS8-3.3#PBF
- Part No.:
- LTC694IS8-3.3#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LTC694IS8-3.3#PBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,957
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC694IS8-3.3#PBF from Analog Devices (formerly Linear Technology) is an 8-pin SOIC supervisory IC for 3.3V microprocessor systems, providing guaranteed reset assertion down to VCC = 1V, 2.90V precision supply monitoring, battery-backed RAM power switching, and integrated watchdog timing. It delivers 50mA VOUT from VCC via charge-pumped NMOS switch (typ. 5Ω RDS(on)) and switches to VBATT (1.5–2.75V) with 50mV switchover hysteresis for low-power CMOS RAM backup.
For engineers reviewing the LTC694IS8-3.3#PBF datasheet, LTC694IS8-3.3#PBF pinout, LTC694IS8-3.3#PBF application, or LTC694IS8-3.3#PBF equivalent, key selection criteria include guaranteed reset at 1V VCC, 1μA max battery-backup current, 30ns CE IN→CE OUT propagation delay, and compatibility with industrial temperature range (–40°C to +85°C).
Technical Context
The LTC694IS8-3.3#PBF integrates four functional blocks: a precision 2.90V reset comparator (C1) with 40mV hysteresis and 10ms response; a battery switchover circuit (C2) using NMOS/PMOS switches with 70mV/50mV thresholds and 20μs response; a 1.3V-referenced power-fail comparator (C3); and a dual-mode watchdog timer supporting internal oscillator (100ms/1.6s timeout) or external clock input. All logic outputs (RESET, RESET, PFO, WDO, LOW_LINE, BATT ON, CE OUT) are push-pull with defined sink/source specs.
It operates across –40°C to +85°C, draws 200μA typical supply current at 3.6V, and reduces to 1μA max in battery-backup mode (VCC = 0V, VBATT = 2V). The device implements thermal limiting (~155°C shutdown) and short-circuit protection on VOUT (200mA limit), with no substrate injection current-critical for lithium battery safety.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.90V typical (2.8–3.0V min/max); ensures reliable μP reset before 3.3V rail collapse. |
| VOUT Output Current | 50mA max from VCC; sufficient to power standard CMOS RAM without external boost. |
| Battery Switchover | Triggers at VCC − VBATT = 50mV (power-down); prevents oscillation with 20mV hysteresis. |
| Supply Current | 200μA typical at 3.6V; enables long-life battery backup in always-on embedded systems. |
| CE IN → CE OUT Delay | 30ns typical; provides fast, glitch-free write protection for high-speed memory access. |
| Operating Temp Range | –40°C to +85°C; qualified for industrial and automotive under-hood environments. |
| RESET Low Voltage @ 1V | ≤200mV at ISINK = 10μA; guarantees valid logic-low hold during deep brownout. |
Pinout & Package
Package: 8-lead plastic SO (S8), 1.27mm pitch, JEDEC MS-012AC, θJA = 180°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | 3.3V Main Supply Input | Primary power source; must be bypassed with ≥0.1μF capacitor near pin. |
| VOUT | Backed-Up Memory Power Output | Delivers up to 50mA to RAM; switches between VCC (NMOS) and VBATT (PMOS) automatically. |
| PFI | Power-Fail Input | Non-inverting input to 1.3V comparator; used with external divider for early warning of supply decay. |
| GND | Ground Reference | Common return for all analog/digital functions; requires low-impedance connection. |
| WDI | Watchdog Input | Three-level input (high/low/floating); resets watchdog on each transition; floating disables timer. |
| VBATT | Battery Backup Input | Accepts 1.5–2.75V auxiliary supply; sources standby current ≤1μA when active. |
| PFO | Power-Fail Output | Active-low open-drain output; signals impending supply failure to μP interrupt line. |
| RESET | Active-Low Reset Output | Guaranteed logic-low down to VCC = 1V; holds μP in reset during brownout recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed Reset at 1V VCC | Ensures deterministic microprocessor shutdown even during severe brownout conditions. |
| Charge-Pumped NMOS VOUT Switch | Achieves low dropout (VCC − VOUT ≈ 0.1V @ 1mA) and eliminates substrate current injection into VBATT. |
| Integrated Watchdog Timer | Configurable 100ms or 1.6s timeout via OSC SEL; prevents system lockup without external components. |
| Fast CE Gating (30ns) | Enables real-time RAM write protection during voltage transients, preserving data integrity. |
| Thermal Shutdown Protection | Activates at ~155°C with 10°C hysteresis; prevents damage during sustained overload or poor heatsinking. |
Applications
| Industrial PLC Controller | Automotive Telematics Unit |
|---|---|
Use Scenario: Maintains volatile configuration memory during engine cranking-induced 3.3V dips below 2.5V. IC Role / Device Role / Timing Role: Provides battery-backed VOUT and asserts RESET until stable 3.3V resumes; monitors VCC with 2.90V threshold and 40mV hysteresis. Use Value: Prevents firmware corruption by holding CPU in reset and powering RAM from VBATT during <100ms brownouts. | Use Scenario: Detects failing 3.3V DC/DC converter output before microcontroller reset occurs. IC Role / Device Role / Timing Role: Uses PFI/PFO with resistor divider to generate early power-fail interrupt 15ms prior to RESET activation. Use Value: Enables graceful GPS log save and CAN bus shutdown, avoiding data loss or bus errors. |
| Medical Portable Monitor | Smart Energy Meter |
Use Scenario: Preserves patient parameter history in SRAM during battery swap while main power remains active. IC Role / Device Role / Timing Role: Forces CE OUT high when VCC drops, blocking writes; uses BATT ON to drive external PNP for >50mA VOUT boost. Use Value: Eliminates spurious writes during hot-swap, ensuring regulatory-compliant data continuity. | Use Scenario: Monitors supercapacitor backup voltage to trigger secure firmware update rollback on imminent power loss. IC Role / Device Role / Timing Role: Configures WDI as pulse train input; asserts RESET if communication watchdog expires twice consecutively. Use Value: Guarantees atomic flash update completion or safe revert, meeting IEC 62056-21 reliability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326US31D3+T | Single 3.08V reset threshold; no battery switchover, no CE gating, no watchdog; SOT23-3 package. | Only provides basic reset; cannot support RAM backup or write protection. | Select only if system uses external battery management and requires minimal footprint. |
| TPS3808G33DBVR | 3.3V reset threshold (±0.5%); 200ms fixed delay; no VOUT switching, no PFI/PFO, no CE function. | Lacks power-fail warning, memory protection, and auxiliary power control-requires companion ICs. | Choose when cost-sensitive designs need only precise reset timing without integrated backup features. |
Compared with MAX6326US31D3+T and TPS3808G33DBVR, the LTC694IS8-3.3#PBF uniquely integrates reset, battery switchover, power-fail detection, watchdog, and CE gating in one 8-pin SOIC-reducing BOM count, PCB area, and validation effort for 3.3V industrial systems requiring full power supervision.
Availability
LTC694IS8-3.3#PBF is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive telematics units, medical portable monitors, and smart energy meters requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC694IS8-3.3#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC694-3.3 family was designed specifically for robust 3.3V microprocessor supervision in harsh environments-emphasizing ultra-low backup current, guaranteed reset at 1V, and integrated memory protection without external components.
FAQ
What is the guaranteed minimum VCC voltage at which LTC694IS8-3.3#PBF asserts RESET?
The LTC694IS8-3.3#PBF guarantees RESET remains logic-low down to VCC = 1V with ISINK = 10μA, ensuring microprocessor stability during deep brownout events. This specification is tested and guaranteed over the full –40°C to +85°C operating temperature range and is independent of VBATT voltage. The LTC694IS8-3.3#PBF achieves this via dedicated low-voltage biasing in its internal reset comparator and output driver stages.
Does LTC694IS8-3.3#PBF support battery-backed RAM power switching, and what are the voltage limits?
Yes, the LTC694IS8-3.3#PBF supports automatic battery-backed RAM power switching via its VOUT pin. It accepts VBATT input from 1.5V to 2.75V and switches VOUT from VCC to VBATT when VCC falls 50mV below VBATT. In battery-backup mode, VOUT delivers power with ≤1μA supply current and maintains regulation within VBATT − 0.1V (min) to VBATT − 0.02V (typ). The LTC694IS8-3.3#PBF uses a PMOS switch for this path, optimized for low dropout in standby CMOS RAM applications.
How does the watchdog timer on LTC694IS8-3.3#PBF operate, and can it be disabled?
The watchdog timer on the LTC694IS8-3.3#PBF is enabled by toggling the WDI pin and offers two timeout periods: 100ms (short) or 1.6s (long), selected via OSC SEL. It resets on every WDI transition and forces RESET and WDO low if no transition occurs within the timeout window. The timer is fully disabled when WDI is left floating-no external pull-up/down required. This behavior is guaranteed across temperature and supply voltage, and the LTC694IS8-3.3#PBF datasheet specifies ±20% timeout accuracy under nominal conditions.
What is the purpose of the CE IN and CE OUT pins on LTC694IS8-3.3#PBF, and how do they protect memory?
The CE IN and CE OUT pins on the LTC694IS8-3.3#PBF implement hardware write protection for battery-backed RAM. CE IN accepts a chip-enable signal from the microprocessor; CE OUT replicates it with 30ns typical delay when VCC is valid, but forces high (logic-inactive) whenever VCC falls below 2.90V or VBATT. This blocks write operations during power instability, preventing data corruption. The LTC694IS8-3.3#PBF's CE OUT drives CMOS RAM CE/CS inputs directly and is rated for 800μA sink current.
Can LTC694IS8-3.3#PBF monitor an external power rail for early failure warning, and how is it configured?
Yes, the LTC694IS8-3.3#PBF monitors external rails via the PFI pin, comparing it to an internal 1.3V reference. A resistor divider (e.g., 51kΩ/16kΩ from 5V input) sets the trip point-typically adjusted so PFO asserts 10–15ms before RESET activates. PFO is an active-low, push-pull output compatible with μP interrupt lines. Hysteresis can be added externally using feedback resistors, and the LTC694IS8-3.3#PBF's PFI input draws only ±25nA, minimizing divider loading error.
LTC694IS8-3.3#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.9V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LTC694IS8-3.3#PBF FAQ
1.How can I place an order for LTC694IS8-3.3#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC694IS8-3.3#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC694IS8-3.3#PBF reliable?
The price and inventory of LTC694IS8-3.3#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC694IS8-3.3#PBF is usually 5 days.
3.What payment methods are accepted for LTC694IS8-3.3#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC694IS8-3.3#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC694IS8-3.3#PBF?
LTC694IS8-3.3#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC694IS8-3.3#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC694IS8-3.3#PBF?
For technical support, including LTC694IS8-3.3#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC694IS8-3.3#PBF requirements.
6.How does Aetrix verify that LTC694IS8-3.3#PBF is sourced from the original manufacturer or authorized distributors?
All LTC694IS8-3.3#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC694IS8-3.3#PBF meets industry standards.
7.What is the process for return or replacement of LTC694IS8-3.3#PBF?
All LTC694IS8-3.3#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC694IS8-3.3#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC694IS8-3.3#PBF part is unused and in its original packaging.
Return procedure for LTC694IS8-3.3#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC694IS8-3.3#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

