Analog Devices Inc. LTC694IS8-3.3#TRPBF
- Part No.:
- LTC694IS8-3.3#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LTC694IS8-3.3#TRPBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,919
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC694IS8-3.3#TRPBF from Analog Devices (formerly Linear Technology) is a 3.3V microprocessor supervisory circuit integrating power-on reset, battery back-up switching, RAM write protection, power-fail warning, and watchdog timing in an 8-pin SOIC package. It asserts RESET below 2.90V threshold, maintains logic-low RESET down to VCC = 1V, delivers up to 50mA from VOUT via charge-pumped NMOS switch, and draws only 0.6mW typical operating power. It is used in battery-backed embedded controllers requiring guaranteed low-voltage reset assertion and seamless switchover to auxiliary power.
For engineers reviewing the LTC694IS8-3.3#TRPBF datasheet, LTC694IS8-3.3#TRPBF pinout, LTC694IS8-3.3#TRPBF application, or LTC694IS8-3.3#TRPBF equivalent, key selection criteria include guaranteed reset assertion at VCC = 1V, 2.90V precision voltage monitor with 40mV hysteresis, 200μA typical supply current, fast 30ns CE IN-to-CE OUT propagation delay, and thermal limiting for safe-area operation under overload.
Technical Context
The LTC694IS8-3.3#TRPBF implements three independent comparators: C1 monitors VCC against a 2.90V bandgap reference for reset generation with 40mV hysteresis; C2 compares VCC and VBATT to control NMOS/PMOS power switches for automatic switchover with 70mV/50mV thresholds and 20mV hysteresis; C3 compares PFI against a 1.3V internal reference for power-fail detection without hysteresis. All comparators operate across –40°C to +85°C.
It integrates a programmable watchdog timer with two timeout periods (100ms/1.6s typical) selectable via OSC SEL, and a gated chip-enable output (CE OUT) that forces high during reset to protect RAM writes. The device uses internal charge-pump circuitry to drive the NMOS VOUT switch, achieving low dropout (VCC – VOUT ≤ 0.1V at 1mA) and eliminating substrate injection current into VBATT - critical for lithium battery safety.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.90V ±0.1V - guarantees reliable μP reset initiation before 3.3V rail collapse; hysteresis prevents noise-induced glitches. |
| VCC Range for RESET Assertion | Down to 1V - ensures stable shutdown hold even during deep brownout, critical for data integrity in volatile memory systems. |
| VOUT Output Capability | 50mA max, 5Ω typical RDS(on) - powers CMOS RAM directly without external regulators; supports fast transient loads via 0.1μF+ bypass. |
| Battery Switchover Threshold | VCC – VBATT = 70mV (power-up), 50mV (power-down) - enables seamless transition between primary and backup supplies with 20mV hysteresis. |
| Supply Current (Active) | 200μA typical - minimizes system power budget in always-on monitoring applications. |
| Standby Current (Battery Mode) | 1μA maximum - extends backup battery life for years in low-power memory retention. |
| CE IN → CE OUT Delay | 30ns typical - provides near-instantaneous write protection during supply droop, preventing corrupted RAM writes. |
Pinout & Package
Package: 8-lead plastic SOIC (S8), JEDEC MS-012AC, 3.9mm × 4.9mm body, 1.27mm pitch, thermal resistance θJA = 180°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | 3.3V main supply input | Primary power source; monitored by comparator C1 for reset generation; must be bypassed with ≥0.1μF capacitor. |
| VOUT | Backed-up memory supply output | Delivers regulated power to RAM; sourced from VCC via NMOS switch (50mA) or VBATT via PMOS switch (low-dropout battery mode). |
| PFI | Power-fail input | Noninverting input to comparator C3; senses external voltage divider to trigger early PFO warning before reset threshold breach. |
| GND | Analog/digital ground reference | Common return path for all internal circuits; requires low-inductance connection to system ground plane. |
| WDI | Watchdog timer input | Three-level input (high/low/floating); transitions reset watchdog timer; floating disables watchdog function. |
| VBATT | Battery backup supply input | Source for VOUT during primary power loss; operates from 1.5V–2.75V; connect to GND if unused. |
| PFO | Power-fail output | Open-drain logic output; goes low when PFI < 1.3V; used to interrupt μP for controlled shutdown prior to reset. |
| RESET | Active-low microprocessor reset | Guaranteed logic-low output down to VCC = 1V; holds μP in reset for ≥140ms after power recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed reset assertion at VCC = 1V | Ensures deterministic μP shutdown during severe brownout, preserving state integrity in industrial controllers. |
| Charge-pumped NMOS VOUT switch | Eliminates substrate current injection into VBATT, enabling safe use with lithium batteries and reducing charging errors. |
| 2.90V precision voltage monitor with 40mV hysteresis | Rejects supply transients and noise while maintaining accurate trip point over temperature (±0.01V drift from –40°C to +85°C). |
| Fast 30ns CE IN-to-CE OUT gating | Prevents partial RAM writes during supply instability by forcing CE OUT high within one gate delay of reset activation. |
| Thermal shutdown with ~155°C threshold | Protects device during sustained overload (e.g., shorted VOUT), with 10°C hysteresis to prevent oscillation. |
Applications
| Industrial Programmable Logic Controllers (PLCs) | Medical Diagnostic Handhelds |
|---|---|
Use Scenario: Maintaining SRAM configuration during AC mains interruption or battery swap in field-deployed PLCs. IC Role / Device Role / Timing Role: Supervisory IC providing guaranteed RESET hold-down, seamless VBATT switchover, and RAM write protection during power transitions. Use Value: Prevents configuration loss and system crash by asserting RESET down to VCC = 1V and delivering 50mA VOUT from backup battery without voltage droop. | Use Scenario: Preserving patient calibration data and operational state during battery replacement in portable ultrasound devices. IC Role / Device Role / Timing Role: Battery-backed memory supervisor with thermal-limited VOUT and 1μA standby current. Use Value: Extends backup runtime >5 years on coin-cell battery while ensuring zero data corruption during hot-swap via CE OUT gating and 30ns response. |
| Automotive Body Control Modules (BCMs) | Smart Energy Meters |
Use Scenario: Securing EEPROM event logs and security keys during vehicle ignition cycling and battery disconnection. IC Role / Device Role / Timing Role: Power-monitoring IC with PFI-based early warning and watchdog timer for fail-safe firmware recovery. Use Value: Triggers PFO interrupt 15ms before RESET to execute secure log commit, then enforces 140ms minimum reset pulse for clean MCU restart. | Use Scenario: Retaining tariff schedules and consumption history during grid outage in DIN-rail mounted meters. IC Role / Device Role / Timing Role: Dual-supply supervisor with VCC/VBATT switchover, precision 2.90V reset threshold, and low-quiescent-current battery mode. Use Value: Achieves <1μA battery drain in backup mode while guaranteeing RAM retention across –40°C to +85°C ambient per IEC 62053. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326US31D3+ | 3.08V reset threshold, no battery switchover, no CE gating, 1.6μA quiescent current | Suitable for basic reset-only applications; lacks RAM protection and backup power management | Select when only precise reset assertion is required and battery backup is handled externally. |
| TPS3808G33DBVR | 3.3V reset threshold, no VBATT support, no watchdog, 8μA quiescent current, push-pull RESET | Designed for simple power-good monitoring; no memory protection or power-fail warning capability | Choose for cost-sensitive designs where full supervisory functionality is unnecessary. |
Compared with MAX6326US31D3+ and TPS3808G33DBVR, the LTC694IS8-3.3#TRPBF uniquely integrates battery switchover, RAM write protection, and power-fail warning in a single 8-pin SOIC - eliminating external components and PCB area while enabling robust data retention in brownout conditions.
Availability
LTC694IS8-3.3#TRPBF is available at Aetrix Electronics and suitable for industrial PLCs, medical handhelds, automotive BCMs, and smart energy meters requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC694IS8-3.3#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and reliability-critical systems.
The LTC694-3.3 product line was designed specifically for 3.3V microprocessor systems needing integrated power supervision, battery-backed memory management, and fail-safe watchdog timing - with emphasis on low power, wide temperature operation, and lithium-battery-safe architecture.
FAQ
What is the guaranteed minimum VCC level at which LTC694IS8-3.3#TRPBF asserts RESET?
The LTC694IS8-3.3#TRPBF guarantees RESET remains logic-low down to VCC = 1V, ensuring reliable microprocessor hold-down during deep brownout events. This specification is tested and guaranteed over the full –40°C to +85°C operating temperature range, enabling robust operation in harsh environments where supply rails may sag significantly before complete failure.
Does LTC694IS8-3.3#TRPBF support battery switchover, and what are the thresholds?
Yes, the LTC694IS8-3.3#TRPBF supports automatic battery switchover between VCC and VBATT. It connects VOUT to VCC when VCC exceeds VBATT by 70mV (power-up threshold) and switches to VBATT when VCC falls within 50mV of VBATT (power-down threshold), with 20mV hysteresis to prevent chatter. This enables seamless transition to backup power without external circuitry.
How does LTC694IS8-3.3#TRPBF protect RAM during power failure?
The LTC694IS8-3.3#TRPBF protects RAM using dual mechanisms: first, it forces CE OUT high whenever VCC drops below 2.90V or VBATT, disabling chip enable signals to prevent writes; second, its 30ns typical CE IN-to-CE OUT propagation delay ensures near-instantaneous gating. This preserves data integrity in CMOS RAM, EEPROM, and NOVRAM during supply instability.
What is the purpose of the PFI and PFO pins on LTC694IS8-3.3#TRPBF?
The PFI (Power-Fail Input) pin accepts a divided-down version of the main supply to feed comparator C3, which references an internal 1.3V bandgap. When PFI falls below 1.3V, the PFO (Power-Fail Output) pin goes low - providing an early warning interrupt to the microprocessor 10–15ms before RESET activates, allowing time for controlled data save and system shutdown.
Can LTC694IS8-3.3#TRPBF drive external circuitry beyond its 50mA VOUT limit?
No - the LTC694IS8-3.3#TRPBF's VOUT is rated for 50mA maximum due to its internal NMOS switch. For higher currents, use the LTC695-3.3 variant which provides a BATT ON output to drive an external PNP transistor. Attempting to exceed 50mA on LTC694IS8-3.3#TRPBF triggers thermal shutdown at ~155°C, protecting the device but disrupting operation.
LTC694IS8-3.3#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.9V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LTC694IS8-3.3#TRPBF FAQ
1.How can I place an order for LTC694IS8-3.3#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC694IS8-3.3#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC694IS8-3.3#TRPBF reliable?
The price and inventory of LTC694IS8-3.3#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC694IS8-3.3#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC694IS8-3.3#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC694IS8-3.3#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC694IS8-3.3#TRPBF?
LTC694IS8-3.3#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC694IS8-3.3#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC694IS8-3.3#TRPBF?
For technical support, including LTC694IS8-3.3#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC694IS8-3.3#TRPBF requirements.
6.How does Aetrix verify that LTC694IS8-3.3#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC694IS8-3.3#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC694IS8-3.3#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC694IS8-3.3#TRPBF?
All LTC694IS8-3.3#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC694IS8-3.3#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC694IS8-3.3#TRPBF part is unused and in its original packaging.
Return procedure for LTC694IS8-3.3#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC694IS8-3.3#TRPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

