My Inquiry
My Account
Analog Devices Inc. LTC695CN#PBF
- Part No.:
- LTC695CN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC695CN#PBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC695CN#PBF from Analog Devices (formerly Linear Technology) is a 16-pin microprocessor supervisory IC providing reset generation, watchdog timing, battery backup switching, power-fail warning, and RAM write protection. It features a 4.65V precision voltage monitor, 200ms typical reset active time, guaranteed RESET assertion down to VCC = 1V, and operates over 0°C to 70°C. It is used in embedded systems requiring robust power monitoring and nonvolatile memory retention during brownout.
For engineers reviewing the LTC695CN#PBF datasheet, LTC695CN#PBF pinout, LTC695CN#PBF application, or LTC695CN#PBF equivalent, key selection criteria include reset threshold accuracy, battery switchover hysteresis, watchdog timeout configurability via OSC SEL, CE IN/CE OUT propagation delay, and compatibility with CMOS RAM write-protection schemes.
Technical Context
The LTC695CN#PBF integrates a bandgap voltage reference, precision comparator C1 for VCC monitoring, comparator C2 for battery switchover (70mV turn-on / 50mV turn-off threshold), and comparator C3 for power-fail detection (1.3V internal reference). Its internal oscillator sets fixed 200ms typical reset active time and dual watchdog periods (100ms/1.6s) when OSC SEL is high.
It implements charge-pumped NMOS (M1) and PMOS (M2) power switches for VOUT: M1 delivers up to 50mA from VCC with ~5Ω RDS(on), while M2 supplies standby current from VBATT with ~125Ω effective resistance and ≤1µA quiescent draw. CE IN/CE OUT gating enforces write protection by forcing CE OUT high during undervoltage events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65V typical; ensures reliable µP reset before VCC drops below 4.75V (5% tolerance). |
| Reset Active Time | 140ms min / 200ms typ; holds µP in reset long enough for supply stabilization after power-up or brownout recovery. |
| VOUT Output Current | 50mA max from VCC; sufficient to power small CMOS RAM banks without external boost. |
| Battery Switchover Hysteresis | 20mV; prevents oscillation when VCC ≈ VBATT during gradual power transitions. |
| Supply Current (Active) | 1.5mA max; enables low-power operation in always-on supervisory roles. |
| Standby Current (VBATT mode) | 1µA max; extends backup battery life for years in memory-retention applications. |
| Watchdog Timeout (Long) | 1.6s typical; provides ample time for firmware to service WDI without false resets. |
| CE Propagation Delay | 35ns max; ensures fast, glitch-free write-protection activation during voltage faults. |
Pinout & Package
Package: 16-lead PDIP (N package), 0°C to 70°C operating range, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Primary 5V supply input | Must be bypassed with ≥0.1µF capacitor; powers internal circuitry and feeds VOUT via M1 switch. |
| VOUT | Backed-up memory supply output | Delivers regulated power to CMOS RAM; automatically switches between VCC and VBATT based on comparator C2. |
| VBATT | Battery backup input | Connects to auxiliary source (2.0–4.25V); supplies VOUT in backup mode with ≤1µA drain. |
| GND | Analog/digital ground reference | Common return path for all internal comparators, switches, and outputs. |
| BATT ON | Battery status logic output | Low when VOUT sourced from VCC; high when sourced from VBATT; can drive PNP base for higher-current backup. |
| OSC IN | Oscillator input | Accepts external clock or capacitor (with OSC SEL low); determines reset/watchdog timing in adjustable mode. |
| OSC SEL | Oscillator selection control | High/floating → internal oscillator (fixed 200ms reset); low → external timing source. |
| WDI | Watchdog input | Three-level input (high/low/floating); transition resets timeout; floating disables watchdog. |
| RESET | Active-low microprocessor reset | Guaranteed low down to VCC = 1V; asserts for ≥140ms after fault or watchdog timeout. |
| RESET | Active-high reset inverse | Logic complement of RESET; useful for systems requiring active-high reset signaling. |
| WDO | Watchdog logic output | Active-low watchdog flag; goes low if WDI remains static beyond timeout; resets high on WDI transition. |
| CE IN | Chip enable input | Accepts µP address/decoder signal; gated through CE OUT to protect RAM writes during undervoltage. |
| CE OUT | Protected chip enable output | Replica of CE IN when VCC is valid; forced high during reset to block RAM writes unconditionally. |
| PFI | Power-fail input | Non-inverting input to comparator C3 (1.3V ref); triggers PFO when sensed voltage falls below threshold. |
| PFO | Power-fail output | Active-low early-warning signal; used to initiate controlled shutdown before RESET asserts. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed RESET at VCC = 1V | Ensures µP remains held in known state even during deep brownout, preventing undefined execution. |
| Charge-pumped NMOS VOUT switch | Achieves <5Ω RDS(on) and low dropout from VCC, eliminating substrate injection and unwanted battery charging. |
| Configurable reset/watchdog timing | OSC SEL pin selects between fixed internal oscillator (200ms/1.6s) or user-defined external timing source. |
| Integrated RAM write protection | CE IN/CE OUT path forces high-impedance or logic-high CE during faults, preventing corruption of backed-up data. |
| Thermal limiting with shutdown | Activates at ~155°C with 10°C hysteresis; protects device during sustained overload or short-circuit conditions. |
| Low-power battery backup mode | Draws ≤1µA from VBATT while maintaining VOUT regulation, enabling multi-year backup with coin cells. |
Applications
| Industrial PLC Controller | Medical Diagnostic Handheld |
|---|---|
|
Use Scenario: Maintains SRAM integrity during AC mains interruption or battery swap in programmable logic controllers. IC Role / Device Role / Timing Role: Supervisory IC providing reset hold, battery switchover, and write-protect gating for 64KB SRAM bank. Use Value: Prevents program corruption and state loss during 200ms power gap; enables hot-swap of backup Li-MnO₂ cell without system reset. |
Use Scenario: Preserves calibration data and patient session logs during brief battery depletion in portable ultrasound units. IC Role / Device Role / Timing Role: Power supervisor asserting RESET and forcing CE OUT high during VCC sag below 4.65V. Use Value: Guarantees RAM retention down to 1V VCC; limits standby current to ≤1µA, extending single-cell CR2032 life to >3 years. |
| Automotive Infotainment Head Unit | Smart Energy Meter |
|
Use Scenario: Provides fail-safe reset and memory protection during engine cranking-induced 5V rail dip (down to 3.5V for 50ms). IC Role / Device Role / Timing Role: Monitors VCC with 40mV hysteresis; asserts RESET for ≥140ms; uses PFO to trigger EEPROM save before brownout. Use Value: Eliminates spurious reboots during cold-cranking; ensures critical firmware parameters survive 100k+ power cycles. |
Use Scenario: Secures metrology RAM and RTC during utility grid outage in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: Supplies 3.3V backup to FRAM via VOUT; generates PFO interrupt at 4.2V to log last valid kWh reading. Use Value: Achieves <100ns CE OUT response to voltage fault; maintains data integrity across 15-year field deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX695CPE+ | 8-pin PDIP; fixed 50ms reset; no CE IN/CE OUT; no battery switchover; 4.63V threshold. | Lacks RAM write protection and backup power management; suitable only for basic reset-only use cases. | Choose only if system requires minimal footprint and no memory backup functionality. |
| TPS3823MPDBVR | 6-pin SOT-23; 3.08V threshold; 200ms reset; no watchdog, no battery support, no PFI/PFO. | Single-voltage monitoring only; no secondary power path or early-warning capability. | Select when cost and size are critical and full LTC695CN#PBF feature set is unnecessary. |
Compared with MAX695CPE+ and TPS3823MPDBVR, the LTC695CN#PBF uniquely integrates battery switchover, configurable watchdog, and hardware-enforced RAM write protection in a single 16-pin PDIP package-enabling complete power supervision without external logic or discrete switches.
Availability
LTC695CN#PBF is available at Aetrix Electronics and suitable for industrial PLC controllers, medical handheld diagnostics, automotive infotainment head units, and smart energy meters requiring stable component supply and long-term lifecycle support.
Supply support for LTC695CN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC695CN#PBF belongs to the LTC690 family of microprocessor supervisory ICs, designed specifically for robust power monitoring, battery-backed memory retention, and fail-safe system reset in mission-critical embedded applications.
FAQ
What is the guaranteed minimum reset active time for LTC695CN#PBF at 25°C?
The LTC695CN#PBF guarantees a minimum reset active time of 140ms after VCC falls below the 4.65V threshold or after watchdog timeout. This is specified across the full 0°C to 70°C operating range and ensures sufficient hold time for microprocessor initialization and power supply stabilization before release.
How does LTC695CN#PBF handle battery switchover between VCC and VBATT?
The LTC695CN#PBF uses comparator C2 to monitor the differential between VCC and VBATT. It connects VOUT to VCC when VCC exceeds VBATT by ≥70mV (power-up), and switches to VBATT when VCC falls ≤50mV above VBATT (power-down), with 20mV hysteresis to prevent chatter. The NMOS (M1) and PMOS (M2) switches provide low-dropout paths with ≤5Ω and ≤125Ω effective resistances respectively.
Can LTC695CN#PBF be used with lithium-based backup batteries?
Yes - the LTC695CN#PBF's charge-pumped NMOS VOUT switch eliminates substrate current injection into VBATT, avoiding unintended charging of lithium coin cells or Li-MnO₂ batteries. Its battery standby current is limited to ≤1µA, making it safe and efficient for long-term lithium-based backup applications without risk of overcharge or accelerated degradation.
What is the function of the CE IN and CE OUT pins on LTC695CN#PBF?
CE IN accepts a microprocessor address or decoder signal; CE OUT is its buffered, fault-protected replica. When VCC is valid, CE OUT follows CE IN with ≤35ns propagation delay. When VCC drops below 4.65V or VBATT, CE OUT is forced high - unconditionally disabling RAM write operations and preventing data corruption during power faults. This hardware gating replaces software-based write protection.
Does LTC695CN#PBF support adjustable reset timing, and how is it configured?
Yes - LTC695CN#PBF supports adjustable reset timing via the OSC SEL pin. When OSC SEL is pulled low, the internal oscillator is disabled and OSC IN accepts an external clock or RC network. Reset active time and watchdog timeout become proportional to external clock cycles (e.g., 64× clock period), enabling precise customization beyond the fixed 200ms/1.6s defaults used when OSC SEL is high or floating.
LTC695CN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
LTC695CN#PBF FAQ
1.How can I place an order for LTC695CN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC695CN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC695CN#PBF reliable?
The price and inventory of LTC695CN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC695CN#PBF is usually 5 days.
3.What payment methods are accepted for LTC695CN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC695CN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC695CN#PBF?
LTC695CN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC695CN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC695CN#PBF?
For technical support, including LTC695CN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC695CN#PBF requirements.
6.How does Aetrix verify that LTC695CN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC695CN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC695CN#PBF meets industry standards.
7.What is the process for return or replacement of LTC695CN#PBF?
All LTC695CN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC695CN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC695CN#PBF part is unused and in its original packaging.
Return procedure for LTC695CN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC695CN#PBF Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
