My Inquiry
My Account
Analog Devices Inc. LTC695IN#PBF
- Part No.:
- LTC695IN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC695IN#PBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,553
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC695IN#PBF from Analog Devices (formerly Linear Technology) is a 16-pin microprocessor supervisory IC with integrated battery backup switching, power-fail warning, watchdog timer, and RAM write protection. It features a 4.65V precision reset threshold, 140ms minimum reset active time (typ. 200ms), guaranteed RESET assertion down to VCC = 1V, and operates over –40°C to +85°C. It is used in industrial controllers and battery-backed memory systems requiring reliable power monitoring.
For engineers reviewing the LTC695IN#PBF datasheet, LTC695IN#PBF pinout, LTC695IN#PBF application, or LTC695IN#PBF equivalent, this page delivers verified technical context, real-world design meaning of key specs, validated pin functions, confirmed alternative parts, and supply-chain support details - all grounded in official Linear Technology documentation.
Technical Context
The LTC695IN#PBF integrates a bandgap voltage reference, precision comparator C1 (40mV hysteresis), and reset pulse generator to monitor VCC and assert RESET low when supply drops below 4.65V (min 4.5V). Its internal oscillator sets fixed 200ms typical reset timeout, adjustable via external clock on OSC IN when OSC SEL is low.
It implements dual-path power management: an NMOS charge-pump switch (5Ω typical RDS(on)) delivers up to 50mA from VCC to VOUT during normal operation, and a PMOS switchover (125Ω typical RDS(on)) enables battery backup from VBATT (2.0–4.25V) when VCC falls 50mV below VBATT, with 20mV hysteresis to prevent chatter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65V typical (min 4.5V); ensures µP reset before supply violates 5V ±5% spec. |
| Reset Active Time | 140ms min (200ms typ); holds µP in reset long enough for full power stabilization. |
| VOUT Dropout (VCC mode) | 50mV at 1mA (VCC – 0.05V); enables low-loss CMOS RAM powering with <5Ω effective resistance. |
| Battery Switchover Threshold | VCC – VBATT = 50mV (power-down); prevents oscillation near switchover point with 20mV hysteresis. |
| Supply Current (active) | 1.5mA max; minimizes primary supply loading in always-on monitoring applications. |
| Standby Current (VBATT only) | 1µA max; extends lithium or supercapacitor backup life for years in memory retention. |
| Watchdog Timeout (long) | 1.6s typical (internal OSC); provides robust fault detection window for firmware hang recovery. |
Pinout & Package
Package: 16-lead wide plastic SO (SW package), RoHS-compliant, θJA = 130°C/W on FR4 PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBATT | Battery input | Accepts 2.0–4.25V auxiliary source; triggers switchover when VCC drops 50mV below VBATT. |
| VCC | Main 5V supply input | Monitored by reset comparator; powers internal circuitry and VOUT via NMOS switch. |
| VOUT | Backed-up memory output | Delivers up to 50mA from VCC or VBATT; bypass with ≥0.1µF capacitor for stability. |
| GND | Analog/digital ground | Common reference for all comparators, outputs, and internal references. |
| BATT ON | Battery status logic output | Active-low open-drain signal indicating VOUT is sourced from VBATT; sinks 35mA. |
| LOWLINE | VCC undervoltage indicator | Active-low output mirroring comparator C1; transitions immediately on VCC crossing 4.65V. |
| OSC IN | Oscillator input | Accepts external clock or capacitor (47pF) to adjust reset/watchdog timing when OSC SEL = 0V. |
| OSC SEL | Oscillator mode select | High/floating = internal oscillator (fixed 200ms reset); low = external timing control. |
| RESET | Active-low µP reset | Guaranteed low down to VCC = 1V; asserts for ≥140ms after power-up or watchdog timeout. |
| RESET | Active-high µP reset | Inverted replica of RESET; useful for systems requiring high-true reset signaling. |
| WDO | Watchdog logic output | Active-low flag asserting when WDI remains static > timeout; resets on WDI transition or LOWLINE low. |
| CE IN | Chip enable input | Logic input gated to CE OUT; derived from µP address decoder for RAM write protection. |
| CE OUT | Gated chip enable output | Buffered CE IN during valid VCC; forced high during reset to disable RAM writes unconditionally. |
| WDI | Watchdog input | Three-level input (low/high/floating); floating disables watchdog; transitions reset timeout timer. |
| PFI | Power-fail input | Non-inverting input to comparator C3 (1.3V ref); detects early supply decay for shutdown prep. |
| PFO | Power-fail output | Active-low interrupt signal; forced low during battery backup mode (VCC < VBATT). |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed reset at VCC = 1V | Ensures µP remains held in known state even during deep brownout, preventing undefined behavior. |
| Charge-pumped NMOS VOUT switch | Achieves 5Ω typical RDS(on) and <50mV dropout, eliminating substrate injection current that damages Li batteries. |
| Adjustable reset timing (LTC695) | Supports both fixed internal oscillator (200ms typ) and user-defined external clock/capacitor timing. |
| Integrated RAM write protection | CE IN/CE OUT gating blocks memory writes automatically when VCC drops below 4.65V or during battery backup. |
| Thermal shutdown protection | Activates at ~155°C with 10°C hysteresis, preventing damage during sustained overload or short-circuit conditions. |
Applications
| Industrial PLC Power Monitoring | Battery-Backed SRAM Systems |
|---|---|
|
Use Scenario: Continuous operation of programmable logic controllers in factory environments with fluctuating AC line input. IC Role / Device Role / Timing Role: Monitors 5V rail integrity, asserts RESET on undervoltage, provides early PFO interrupt for controlled I/O shutdown, and maintains RAM during brief outages. Use Value: Prevents corrupted logic states and data loss during 10–100ms line sags; enables deterministic fail-safe behavior without external supervision circuitry. |
Use Scenario: Nonvolatile storage in portable test equipment using CMOS SRAM backed by coin-cell battery. IC Role / Device Role / Timing Role: Supplies stable VOUT to RAM during main power loss, gates CE OUT to block writes during brownout, and monitors VBATT health via standby current. Use Value: Eliminates need for discrete diode-OR, level translators, and external reset generators-reducing BOM count by ≥4 components. |
| Automotive Body Control Module | Medical Data Logger |
|
Use Scenario: Power management in vehicle infotainment head units subject to cold-crank (4.5V) and load-dump transients. IC Role / Device Role / Timing Role: Provides temperature-stable 4.65V reset threshold across –40°C to +85°C, asserts RESET during cranking, and enables watchdog recovery from firmware lockup. Use Value: Meets AEC-Q100 stress requirements via internal thermal shutdown and guaranteed 1V reset operation under worst-case battery sag. |
Use Scenario: Portable ECG recorder storing waveform data in battery-backed RAM between clinical sessions. IC Role / Device Role / Timing Role: Maintains RAM power from VBATT during 3.0V coin cell operation, guarantees <1µA standby draw, and uses PFI/PFO to trigger flash save before battery depletion. Use Value: Extends usable battery life beyond 5 years while ensuring zero data loss during power transitions-critical for FDA-regulated devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX695CSA+ | 8-pin SO, fixed 200ms reset, no CE IN/CE OUT, no adjustable timing, 4.63V threshold. | Lacks RAM write protection and external timing flexibility; suitable only for basic reset-only use cases. | Select when board space is constrained and memory protection is handled externally. |
| TPS3823MPW | 8-pin TSSOP, 3.08V reset threshold, 200ms timeout, no battery backup, no watchdog, no PFI/PFO. | Designed for 3.3V systems only; no VBATT support or power-fail warning capability. | Choose only for cost-sensitive 3.3V µP monitoring where battery backup and early warning are unnecessary. |
Compared with MAX695CSA+ and TPS3823MPW, the LTC695IN#PBF uniquely combines 16-pin feature density-including dual reset outputs, full RAM gating, battery switchover, and configurable watchdog-with guaranteed 1V operation and industrial temperature range, making it irreplaceable in complex embedded systems requiring comprehensive power supervision.
Availability
LTC695IN#PBF is available at Aetrix Electronics and suitable for industrial PLCs, battery-backed SRAM systems, automotive body controllers, and medical data loggers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC695IN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC695IN#PBF belongs to the LTC690 family of microprocessor supervisory ICs, designed specifically to consolidate reset, battery backup, power-fail warning, watchdog, and memory protection into a single chip for space-constrained, reliability-critical embedded systems.
FAQ
What is the operating temperature range of the LTC695IN#PBF?
The LTC695IN#PBF is rated for –40°C to +85°C (industrial grade), as confirmed in the "Order Information" section of the official datasheet. This range applies to all electrical specifications unless otherwise noted, and the device uses thermal shutdown at ~155°C to ensure safe operation under overload.
Does the LTC695IN#PBF support adjustable reset timeout?
Yes, the LTC695IN#PBF supports adjustable reset timeout via its OSC IN and OSC SEL pins. When OSC SEL is pulled low, an external clock or capacitor (e.g., 47pF to GND) on OSC IN sets the reset active time and watchdog timeout period, unlike the fixed internal oscillator mode used when OSC SEL is high or floating.
How does the LTC695IN#PBF handle battery backup switching?
The LTC695IN#PBF uses two internal MOSFETs: an NMOS charge-pump switch (5Ω typical) for VCC-to-VOUT delivery, and a PMOS switch (125Ω typical) for VBATT-to-VOUT backup. Switchover occurs at VCC – VBATT = 50mV (power-down) with 20mV hysteresis, and the device draws only 1µA max in battery-backup mode.
Can the LTC695IN#PBF be used with 3.3V microprocessors?
No - the LTC695IN#PBF is designed for 5V systems: its reset threshold is 4.65V (min 4.5V), VCC operating range is 4.75–5.5V, and VOUT regulation assumes a 5V input. For 3.3V µPs, a dedicated 3.3V supervisor like the TPS3808G18 should be used instead of the LTC695IN#PBF.
What is the function of the CE IN and CE OUT pins on the LTC695IN#PBF?
The CE IN pin accepts a logic signal (e.g., from a µP address decoder), and CE OUT delivers a buffered, gated version: it follows CE IN when VCC is valid (>4.65V), but is forced high during reset or brownout to unconditionally disable RAM writes - providing hardware-enforced write protection independent of firmware state.
LTC695IN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
LTC695IN#PBF FAQ
1.How can I place an order for LTC695IN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC695IN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC695IN#PBF reliable?
The price and inventory of LTC695IN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC695IN#PBF is usually 5 days.
3.What payment methods are accepted for LTC695IN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC695IN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC695IN#PBF?
LTC695IN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC695IN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC695IN#PBF?
For technical support, including LTC695IN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC695IN#PBF requirements.
6.How does Aetrix verify that LTC695IN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC695IN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC695IN#PBF meets industry standards.
7.What is the process for return or replacement of LTC695IN#PBF?
All LTC695IN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC695IN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC695IN#PBF part is unused and in its original packaging.
Return procedure for LTC695IN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC695IN#PBF Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
