Analog Devices Inc. LTC6993MPS6-3#TRMPBF
- Part No.:
- LTC6993MPS6-3#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Multivibrators
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
LTC6993MPS6-3#TRMPBF.pdf
- Description:
- IC MULTIVIBRATOR 11NS TSOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:791
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6993MPS6-3#TRMPBF from Analog Devices is a monostable multivibrator (one-shot pulse generator) with programmable pulse width from 1µs to 33.6 seconds, falling-edge trigger input, non-retriggerable operation, and CMOS output sourcing/sinking ±20mA. It operates from 2.25V to 5.5V, consumes 70µA at 10µs pulse width, and is qualified for –55°C to 125°C industrial/military environments in TSOT-23 package.
For engineers reviewing the LTC6993MPS6-3#TRMPBF datasheet, LTC6993MPS6-3#TRMPBF pinout, LTC6993MPS6-3#TRMPBF application, or LTC6993MPS6-3#TRMPBF equivalent, key selection criteria include falling-edge trigger polarity, non-retriggerable timing behavior, wide temperature range (–55°C to 125°C), programmable NDIV divider (1 to 2²¹), and SET-pin resistor-based pulse width configuration.
Technical Context
The LTC6993MPS6-3#TRMPBF implements a master oscillator with 1µs base period controlled by ISET current sourced from the SET pin, where tMASTER = (RSET/50kΩ) × 1µs. Pulse width is determined as tOUT = NDIV × tMASTER, with NDIV selected via 4-bit DIVCODE derived from VDIV voltage on the DIV pin.
It features internal hysteresis on the TRIG pin (VTRIG(RISING) ≈ 0.55×V+ + 185mV; VTRIG(FALLING) ≈ 0.48×V+ – 155mV), fast 11–28ns propagation delay, and ±1.7% typical pulse width accuracy for NDIV ≥ 512. The device uses a digital filter and A/D converter to stabilize DIVCODE against noise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Pulse width range | 1µs to 33.6 seconds - supports ultra-short timing events and long-duration watchdog or delay functions without external RC networks. |
| Trigger input | Falling-edge sensitive - initiates output pulse on signal transition from high to low, enabling synchronization with falling logic edges or reset signals. |
| Retrigger capability | Non-retriggerable - ignores subsequent triggers until current pulse completes, ensuring deterministic one-shot behavior in noisy or multi-pulse environments. |
| Supply voltage | 2.25V to 5.5V - compatible with 3.3V and 5V systems, including battery-powered devices down to 2.25V brownout threshold. |
| Operating temperature | –55°C to 125°C - meets extended industrial and military requirements, validated across full range per MP-grade qualification. |
| Output drive | ±20mA CMOS - directly drives LEDs, MOSFET gates, or logic inputs without external buffers; rail-to-rail swing from GND to V+. |
| Pulse accuracy | ±2.3% (tOUT > 512µs), ±3.4% (8µs–512µs), ±4.9% (1µs–8µs) - enables precision timing in critical control loops and envelope detection circuits. |
Pinout & Package
Package: 6-Lead Plastic TSOT-23 (0.95mm × 2.9mm × 1.1mm height), lead-free, exposed pad optional, rated for –55°C to 125°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TRIG (Pin 1) | Falling-edge trigger input | Initiates output pulse on falling transition; includes hysteresis for noise immunity; VIH/VIL thresholds scale with V+. |
| GND (Pin 2) | Analog/digital ground reference | Low-inductance return path for SET, TRIG, and output currents; must connect to solid ground plane. |
| SET (Pin 3) | Pulse width programming node | Sources ISET current (1.25µA–20µA); VSET regulated to 1.00V ±30mV; RSET between SET and GND sets tMASTER. |
| OUT (Pin 6) | CMOS output driver | Rail-to-rail switching output; sources/sinks ±20mA; requires series resistor when driving LEDs or low-Z loads. |
| V+ (Pin 5) | Power supply input | 2.25V–5.5V single supply; bypass with 0.1µF capacitor directly to GND pin for stable oscillator operation. |
| DIV (Pin 4) | Divider/polarity programming input | Accepts VDIV (0–V+) to select NDIV (1–2²¹) and output polarity (POL bit); max 100pF capacitance recommended. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable pulse width | Configured via single RSET resistor and DIV pin voltage - eliminates need for multiple timing capacitors or complex digital controllers. |
| Falling-edge non-retriggerable trigger | Ensures single, unambiguous output pulse per valid falling edge - prevents false triggering in high-noise motor control or sensor interfaces. |
| Wide temperature operation | –55°C to 125°C guaranteed performance - suitable for under-hood automotive, aerospace, and industrial equipment without derating. |
| Low quiescent current | As low as 55µA at 2.25V/800kΩ RSET - extends battery life in portable instrumentation and remote sensors. |
| CMOS output with 30Ω impedance | Enables fast rise/fall times (1.0–2.7ns) into 5pF load - supports high-speed timing in digital logic and FPGA interface applications. |
Applications
| Watchdog Timer | Missing Pulse Detection |
|---|---|
Use Scenario: Monitors microcontroller activity in safety-critical systems (e.g., medical infusion pumps, avionics) by resetting on periodic falling-edge pulses. IC Role / Device Role / Timing Role: Falling-edge triggered monostable that asserts reset if pulse interval exceeds programmed tOUT. Use Value: Guarantees system recovery within 1µs–33.6s window; non-retriggerable behavior prevents spurious resets during transient faults. | Use Scenario: Detects failure of periodic signals in motor encoders or communication lines where missing clock edges indicate stall or break. IC Role / Device Role / Timing Role: Generates fault flag when falling-edge trigger stops arriving before tOUT expires. Use Value: Programmable timeout allows adaptation to varying base frequencies; operates reliably across –55°C to 125°C ambient. |
| Envelope Detection | High-Vibration Timing |
Use Scenario: Extracts amplitude envelope from modulated RF carriers (e.g., 80kHz ultrasound, IR remote signals) in portable diagnostic tools. IC Role / Device Role / Timing Role: Converts carrier zero-crossings into gated pulses whose width reflects modulation depth. Use Value: Sub-microsecond minimum pulse width enables accurate envelope capture at high carrier frequencies; low jitter (<0.85% P-P) preserves signal fidelity. | Use Scenario: Provides timing reference in shock/vibration-prone environments such as engine control units or drilling equipment. IC Role / Device Role / Timing Role: Generates stable delay or strobe pulses immune to mechanical stress-induced parameter drift. Use Value: ±0.006%/°C pulse width drift over temperature and <±0.1% supply sensitivity ensure consistent timing despite thermal cycling and voltage ripple. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable timing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC6993IS6-3#TRMPBF | Same functionality and pinout, but specified for –40°C to 85°C only; lower temperature grade. | Not suitable for extended temperature deployments requiring –55°C startup or 125°C sustained operation. | Select when cost sensitivity outweighs extended temperature needs and ambient stays within commercial/industrial range. |
| LTC6993HS6-3#TRMPBF | Identical electrical specs and package, but qualified to –40°C to 125°C (H-grade) instead of –55°C to 125°C (MP-grade). | Lacks MIL-STD-883-level screening and extended low-temperature validation below –40°C. | Choose for high-temp industrial use where –55°C operation is not required, offering broader availability than MP-grade. |
Compared with LTC6993IS6-3#TRMPBF and LTC6993HS6-3#TRMPBF, the LTC6993MPS6-3#TRMPBF provides unique assurance of functional operation at –55°C and full parametric compliance across the entire –55°C to 125°C range - critical for defense, space, and extreme-environment OEM designs.
Availability
LTC6993MPS6-3#TRMPBF is available at Aetrix Electronics and suitable for high-reliability timing applications requiring stable component supply, including automotive engine control units, industrial safety systems, and aerospace telemetry subsystems.
Supply support for LTC6993MPS6-3#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The TimerBlox® family-including LTC6993MPS6-3#TRMPBF-is designed for precision, low-power, resistor-programmable timing functions in space-constrained and thermally demanding applications where traditional RC timers lack stability and repeatability.
FAQ
What is the trigger polarity and retrigger behavior of the LTC6993MPS6-3#TRMPBF?
The LTC6993MPS6-3#TRMPBF is a falling-edge triggered, non-retriggerable monostable. A falling transition on the TRIG pin initiates a single output pulse of programmable width; additional falling edges during the active pulse are ignored until completion and rearming. This behavior is fixed per the -3 variant and cannot be altered by external configuration.
How is pulse width programmed on the LTC6993MPS6-3#TRMPBF?
Pulse width on the LTC6993MPS6-3#TRMPBF is set using two independent controls: an RSET resistor from SET to GND determines the master oscillator period (tMASTER = RSET/50kΩ × 1µs), and the DIV pin voltage selects NDIV (1 to 2²¹) and output polarity. Final tOUT = NDIV × tMASTER. No external capacitor is required.
What is the operating temperature range certified for the LTC6993MPS6-3#TRMPBF?
The LTC6993MPS6-3#TRMPBF is MP-grade qualified for continuous operation from –55°C to 125°C, with full electrical specifications guaranteed across this range. This includes pulse width accuracy, supply current, and propagation delay - verified per Analog Devices' military-extended reliability testing protocols.
Can the LTC6993MPS6-3#TRMPBF generate both positive and negative output pulses?
Yes, the LTC6993MPS6-3#TRMPBF supports configurable output polarity via the DIV pin. When DIVCODE's MSB (POL bit) = 0, OUT goes high for the pulse duration; when POL = 1, OUT goes low. Polarity is selected by setting VDIV to one of 16 discrete voltages (e.g., 0.281×V+ for DIVCODE = 4), with ±1.5% tolerance allowed.
What package type and footprint does the LTC6993MPS6-3#TRMPBF use?
The LTC6993MPS6-3#TRMPBF uses a 6-lead Plastic TSOT-23 package (0.95mm × 2.9mm × 1.1mm height), identical to standard SOT-23-6 but with thinner profile. Pinout is TRIG–GND–SET–DIV–V+–OUT (top view), and the exposed pad is optional for thermal enhancement. Footprint matches JEDEC MO-178AC.
LTC6993MPS6-3#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LTC®6993
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 11 ns
- Current - Output High, Low:
- 16mA, 16mA
- Voltage - Supply:
- 2.25 V ~ 5.5 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-6
LTC6993MPS6-3#TRMPBF FAQ
1.How can I place an order for LTC6993MPS6-3#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC6993MPS6-3#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC6993MPS6-3#TRMPBF reliable?
The price and inventory of LTC6993MPS6-3#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6993MPS6-3#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC6993MPS6-3#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6993MPS6-3#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC6993MPS6-3#TRMPBF?
LTC6993MPS6-3#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC6993MPS6-3#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC6993MPS6-3#TRMPBF?
For technical support, including LTC6993MPS6-3#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6993MPS6-3#TRMPBF requirements.
6.How does Aetrix verify that LTC6993MPS6-3#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC6993MPS6-3#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6993MPS6-3#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC6993MPS6-3#TRMPBF?
All LTC6993MPS6-3#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6993MPS6-3#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC6993MPS6-3#TRMPBF part is unused and in its original packaging.
Return procedure for LTC6993MPS6-3#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC6993MPS6-3#TRMPBF Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
