Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Delay Lines

Analog Devices Inc. LTC6994IS6-2#WTRMPBF

Name: LTC6994IS6-2#WTRMPBF
Brand: Analog Devices Inc.
SKU: LTC6994IS6-2#WTRMPBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC6994IS6-2#WTRMPBF

Manufacturer:: Analog Devices Inc.

Category:: Delay Lines

Package:: SOT-23-6 Thin, TSOT-23-6

Datasheet:: LTC6994IS6-2#WTRMPBF.pdf

Description:: TIMERBLOX: DELAY BLOCK/ DEBOUNCE

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,507

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC6994IS6-2#WTRMPBF from Analog Devices is a programmable dual-edge delay block in the TimerBlox family, delivering 1µs–33.6s input-to-output delay with ±2.3% accuracy for delays >512µs. It operates from 2.25V to 5.5V, draws as low as 55µA at 2.25V/800kΩ, and features CMOS output sourcing/sinking 20mA - used in switch debouncing, noise discrimination, and pulse qualification in automotive control modules.

For engineers reviewing the LTC6994IS6-2#WTRMPBF datasheet, LTC6994IS6-2#WTRMPBF pinout, LTC6994IS6-2#WTRMPBF application, or LTC6994IS6-2#WTRMPBF equivalent, key selection criteria include delay accuracy over temperature (±0.006%/°C for NDIV ≥512), dynamic DIV pin programming via resistor divider, polarity-selectable inversion (POL bit), and AEC-Q100 qualification for –40°C to 85°C operation.

Technical Context

The LTC6994IS6-2#WTRMPBF implements an edge-controlled delay architecture using a master oscillator (t_MASTER = 1µs × R_SET/50kΩ) and an 8-step programmable divider (NDIV = 1, 8, 64, 512, 4096, 2¹⁵, 2¹⁸, 2²¹). Its internal 4-bit A/D converter reads V_DIV to set both NDIV and the POL bit, enabling either noninverting or inverting dual-edge delay behavior.

Unlike the LTC6994-1, the LTC6994-2 variant delays both rising and falling edges of the IN signal, and supports output inversion when POL = 1. Delay settling occurs within 6 × t_MASTER, and the device halts oscillator operation if I_SET drops below ~500nA - ensuring ultra-low idle current in battery-powered applications.

Key Specifications

Parameter	Value and Actual Design Meaning
Delay Range	1µs to 33.6 seconds - covers microsecond-level timing and multi-second system sequencing without external components.
Delay Accuracy	±2.3% for t_DELAY > 512µs - enables reliable pulse qualification in noisy industrial environments.
Supply Voltage	2.25V to 5.5V - supports direct interface with 3.3V and 5V logic, plus low-voltage battery operation.
Supply Current	55µA at 2.25V/800kΩ - allows years of operation on coin-cell batteries in portable equipment.
Operating Temp	–40°C to +85°C - meets industrial and automotive under-hood requirements per AEC-Q100 Grade I.
Output Drive	±20mA CMOS - directly drives LEDs, MOSFET gates, or logic inputs without buffer stages.
Start-Up Time	500 × t_MASTER (e.g., 500µs at R_SET = 50kΩ) - ensures predictable initialization after power-on reset.

Pinout & Package

Package: 6-Lead Plastic TSOT-23 (S6), 1mm profile, lead-free finish (LTFCX marking), exposed pad optional.

Pin/Terminal	Circuit Role	Design Meaning
IN (Pin 1)	Logic Input	Accepts 0.3V+/0.7V+ hysteresis thresholds; triggers delay on rising/falling edges per POL setting.
GND (Pin 2)	Ground Reference	Low-inductance return path for SET, DIV, and output driver; must connect to solid ground plane.
SET (Pin 3)	Delay Programming	Sinks I_SET = 1V/R_SET; sets t_MASTER with 1µs/50kΩ scaling - precision resistor required for accuracy.
OUT (Pin 6)	CMOS Output	Swings rail-to-rail (GND to V+); 30Ω typical output resistance; requires series resistor for LED loads.
V+ (Pin 5)	Power Supply	2.25V–5.5V input; bypassed with 0.1µF capacitor to GND for stable oscillator operation.
DIV (Pin 4)	Divider & Polarity Control	4-bit A/D input; voltage divider (R1/R2) selects NDIV and POL bit - ±1.5% V_DIV/V+ tolerance required.

Key Features

Feature	Design Value
Dual-edge delay with inversion option	LTC6994IS6-2#WTRMPBF delays both IN transitions and supports output inversion via POL bit - eliminates need for external XOR logic in pulse-stretching circuits.
Dynamic delay adjustment	V_DIV can be updated post-power-up using DAC or microcontroller GPIO - enables adaptive timing in closed-loop systems.
AEC-Q100 qualified	Qualified to Grade I (–40°C to +85°C) with automotive reliability testing - suitable for engine control, body electronics, and ADAS subsystems.
Noise-immune input threshold	Hysteresis scales with V+ (VIN(RISING) ≈ 0.55×V+ + 185mV); rejects sub-5ns glitches - ideal for mechanical switch debouncing in high-vibration environments.
Ultra-low idle current	As low as 55µA at 2.25V/800kΩ - extends battery life in portable medical devices and IoT sensors.

Applications

Switch Debouncing	Noise Discrimination
Use Scenario: Mechanical pushbutton in automotive door module generates contact bounce during actuation. IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF delays both rising and falling edges by 10ms to suppress bounce artifacts before routing clean signal to MCU. Use Value: Eliminates firmware debounce routines and reduces MCU interrupt load while maintaining deterministic 10ms response window.	Use Scenario: Sensor output in industrial PLC exposed to EMI-induced transients on long cables. IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF acts as pulse qualifier - only passes input pulses wider than programmed t_DELAY (e.g., 100µs). Use Value: Rejects <100µs noise spikes without analog filtering, preserving signal integrity and reducing false triggers.
Delay Matching	Portable Equipment Timing
Use Scenario: Synchronized enable signals required for multiple DC-DC converters in telecom power supply. IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF provides matched delays (e.g., 500µs) across parallel channels using identical R_SET/R_DIV networks. Use Value: Achieves <±1% inter-channel delay matching across temperature - critical for phase-aligned power sequencing.	Use Scenario: Low-power wearable sensor wakes MCU only after sustained motion detected for >2s. IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF holds MCU reset line low until motion signal remains active for full t_DELAY (2s), then releases. Use Value: Reduces average system current to <1µA during standby by eliminating periodic polling.

Switch Debouncing

Noise Discrimination

Use Scenario: Mechanical pushbutton in automotive door module generates contact bounce during actuation.

IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF delays both rising and falling edges by 10ms to suppress bounce artifacts before routing clean signal to MCU.

Use Value: Eliminates firmware debounce routines and reduces MCU interrupt load while maintaining deterministic 10ms response window.

Use Scenario: Sensor output in industrial PLC exposed to EMI-induced transients on long cables.

IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF acts as pulse qualifier - only passes input pulses wider than programmed t_DELAY (e.g., 100µs).

Use Value: Rejects <100µs noise spikes without analog filtering, preserving signal integrity and reducing false triggers.

Delay Matching

Portable Equipment Timing

Use Scenario: Synchronized enable signals required for multiple DC-DC converters in telecom power supply.

IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF provides matched delays (e.g., 500µs) across parallel channels using identical R_SET/R_DIV networks.

Use Value: Achieves <±1% inter-channel delay matching across temperature - critical for phase-aligned power sequencing.

Use Scenario: Low-power wearable sensor wakes MCU only after sustained motion detected for >2s.

IC Role / Device Role / Timing Role: LTC6994IS6-2#WTRMPBF holds MCU reset line low until motion signal remains active for full t_DELAY (2s), then releases.

Use Value: Reduces average system current to <1µA during standby by eliminating periodic polling.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable delay applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LTC6994IS6-1#WTRMPBF	Delays only rising OR falling edge (POL-selectable), no output inversion capability.	Suitable for single-edge timing or asymmetric pulse shaping where inversion is unnecessary.	Select when only one transition needs delay and board space permits same SOT-23 footprint.
MAX6816EUT+T	Fixed 10ms debounce time, no programmable delay range or dual-edge support.	Targeted exclusively at mechanical switch debouncing with no flexibility for other timing functions.	Choose for cost-sensitive, high-volume button interfaces where 10ms fixed delay suffices.

Compared with LTC6994IS6-2#WTRMPBF, the LTC6994IS6-1#WTRMPBF lacks dual-edge delay and inversion, limiting use to single-transition applications; MAX6816EUT+T offers lower cost but zero configurability - making LTC6994IS6-2#WTRMPBF the only AEC-Q100-qualified, fully programmable dual-edge solution in SOT-23.

Availability

LTC6994IS6-2#WTRMPBF is available at Aetrix Electronics and suitable for automotive control modules, industrial PLC I/O conditioning, and portable medical device timing requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LTC6994IS6-2#WTRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.

The LTC6994IS6-2#WTRMPBF belongs to the TimerBlox family - designed specifically for replacing discrete RC timers and crystal oscillators in space-constrained, low-power timing applications where programmability and reliability are critical.

FAQ

What is the minimum and maximum delay achievable with the LTC6994IS6-2#WTRMPBF?

The LTC6994IS6-2#WTRMPBF achieves a delay range of 1µs to 33.6 seconds. Minimum delay occurs with R_SET = 50kΩ and NDIV = 1; maximum delay uses R_SET = 800kΩ and NDIV = 2²¹. The actual delay is calculated as t_DELAY = NDIV × R_SET / 50kΩ × 1µs, with accuracy specified per NDIV range.

How does the POL bit affect the operation of the LTC6994IS6-2#WTRMPBF?

In the LTC6994IS6-2#WTRMPBF, the POL bit (MSB of DIVCODE) controls output polarity: when POL = 0, the output is noninverting; when POL = 1, the output is inverted. Unlike the LTC6994-1, this does not change edge selection - both rising and falling edges are always delayed, regardless of POL state.

Can the LTC6994IS6-2#WTRMPBF operate from a 2.5V supply?

Yes, the LTC6994IS6-2#WTRMPBF operates from 2.25V to 5.5V, including 2.5V. At 2.5V, it delivers ±20mA output drive, 55–90µA supply current (depending on R_SET and NDIV), and maintains full delay accuracy specifications across –40°C to +85°C.

What is the purpose of the SET pin on the LTC6994IS6-2#WTRMPBF?

The SET pin on the LTC6994IS6-2#WTRMPBF sinks a current (I_SET) that programs the master oscillator frequency. With a resistor R_SET from SET to GND, I_SET = 1V/R_SET, establishing t_MASTER = 1µs × R_SET/50kΩ. This current directly determines the base timing unit before division by NDIV.

Is the LTC6994IS6-2#WTRMPBF qualified for automotive applications?

Yes, the LTC6994IS6-2#WTRMPBF carries the #W suffix indicating automotive qualification. It is AEC-Q100 Grade I qualified for –40°C to +85°C operation and manufactured under controlled processes meeting automotive reliability standards - confirmed by Analog Devices' Automotive Reliability Reports.

LTC6994IS6-2#WTRMPBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: TimerBlox®

Package/Case:: SOT-23-6 Thin, TSOT-23-6

Packaging:: Tape & Reel (TR)

Product Status:: Active

Number of Taps/Steps:: 8

Function:: Programmable

Delay to 1st Tap:: -

Tap Increment:: -

Available Total Delays:: 1µs ~ 33.6s

Number of Independent Delays:: 1

Voltage - Supply:: 2.25V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: TSOT-23-6

LTC6994IS6-2#WTRMPBF FAQ

1.How can I place an order for LTC6994IS6-2#WTRMPBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC6994IS6-2#WTRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC6994IS6-2#WTRMPBF reliable?

The price and inventory of LTC6994IS6-2#WTRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC6994IS6-2#WTRMPBF is usually 5 days.

3.What payment methods are accepted for LTC6994IS6-2#WTRMPBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC6994IS6-2#WTRMPBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC6994IS6-2#WTRMPBF?

LTC6994IS6-2#WTRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC6994IS6-2#WTRMPBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC6994IS6-2#WTRMPBF?

For technical support, including LTC6994IS6-2#WTRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC6994IS6-2#WTRMPBF requirements.

6.How does Aetrix verify that LTC6994IS6-2#WTRMPBF is sourced from the original manufacturer or authorized distributors?

All LTC6994IS6-2#WTRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC6994IS6-2#WTRMPBF meets industry standards.

7.What is the process for return or replacement of LTC6994IS6-2#WTRMPBF?

All LTC6994IS6-2#WTRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC6994IS6-2#WTRMPBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC6994IS6-2#WTRMPBF part is unused and in its original packaging.

Return procedure for LTC6994IS6-2#WTRMPBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…