My Inquiry
My Account
Analog Devices Inc. LTC7132IY#PBF
- Part No.:
- LTC7132IY#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 140-FBGA
- Datasheet:
-
LTC7132IY#PBF.pdf
- Description:
- IC REG BCK ADJ 25A/25A DL 140BGA
- Quantity:
- Payment:
- Shipping:
Inventory:169
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC7132IY#PBF from Analog Devices is a dual-output, 25A per channel PolyPhase synchronous step-down DC/DC regulator with PMBus/I²C digital power system management. It features constant-frequency current-mode control, sub-milliohm DCR current sensing, ±0.5% output voltage accuracy over temperature, and integrated gate drivers - deployed in telecom/datacom point-of-load systems requiring precise telemetry and phase-accurate current sharing.
For engineers reviewing the LTC7132IY#PBF datasheet, LTC7132IY#PBF pinout, LTC7132IY#PBF application, or LTC7132IY#PBF equivalent, this page delivers verified technical context on digital loop compensation, I²C-based fault logging, programmable soft-start/sequencing, and PolyPhase® current sharing across up to six phases - all critical for high-density server and storage power design.
Technical Context
The LTC7132IY#PBF implements a dual-channel, constant-frequency current-mode PWM architecture with independent feedback loops per output. Each channel supports programmable switching frequency (250–1000 kHz), channel phasing via SYNC input, and digital loop compensation using programmable transconductance (gm = 0.8–4.6 mmho) and compensation resistor (RTH = 0–62 kΩ).
It integrates an I²C/PMBus-compliant serial interface with EEPROM-backed configuration storage, real-time telemetry (VIN, VOUT, IOUT, temperature), and fault management including OV/UV/OC/OT detection with configurable response timing. The device supports both discontinuous (pulse-skipping) and forced continuous conduction modes, with dedicated FAULT0/FAULT1 pins and PGOOD0/PGOOD1 indicators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 25A per channel; enables high-current PoL conversion without external driver stages |
| Input Voltage Range | 4.5V to 20V; supports 5V, 12V, and 19V intermediate bus architectures |
| Output Voltage Range | 0.5V–3.5V (ultralow DCR mode); 0.5V–5.5V (typical DCR mode); covers DDR, ASIC, FPGA, and CPU core rails |
| Output Voltage Accuracy | ±0.5% over –40°C to +125°C junction; ensures stable regulation under thermal stress |
| Switching Frequency | 250–1000 kHz; programmable via resistor or PMBus; enables optimization of size vs. efficiency |
| PMBus Compliance | Fully compliant with PMBus v1.3; supports READ_VIN, READ_VOUT, READ_IOUT, READ_TEMPERATURE, STORE_USER_ALL |
| Package | 140-ball BGA (9mm × 11.25mm × 2.22mm); optimized for thermal dissipation in high-power density layouts |
| Operating Temp | –40°C to +125°C junction; qualified for industrial and extended-temperature telecom applications |
Pinout & Package
140-ball BGA package (9.00mm × 11.25mm × 2.22mm, MSL 4), with 5 NC balls (B2, B4, E8, E9, F6). Thermal resistance θJA = 14.5°C/W (demo board derived), θJC = 1.1°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SVIN, PVIN0, PVIN1 | Main input voltage supply inputs | Accepts 4.5V–20V; PVIN0/PVIN1 power respective high-side MOSFETs; SVIN supplies internal bias |
| SW0, SW1 | Power switch node outputs | Connect to external inductors; rated for –5V to 26V transient swing |
| VSENSE0+/VSENSE0–, VSENSE1+/VSENSE1– | Differential output voltage sense inputs | Enable Kelvin sensing for ±0.5% accuracy; reject PCB trace IR drop |
| ISENSE0±, ISENSE1± | Differential current sense inputs | Support sub-milliohm DCR sensing (e.g., 0.29mΩ inductor); enable accurate load current telemetry |
| PGOOD0, PGOOD1 | Open-drain power-good indicators | Assert high after soft-start and voltage regulation; 60µs digital filtering prevents false triggers |
| FAULT0, FAULT1 | Open-drain fault indicators | Assert low on OV/UV/OC/OT; 3µs digital filtering; support fault propagation across multiple LTC7132 devices |
| SDA, SCL, ALERT | PMBus I²C interface signals | 400kHz max clock; 3.3V logic; support multi-device bus with address selection via ASEL0/ASEL1 |
| RUN0, RUN1 | Enable inputs for each channel | Active-high; 10µs digital filtering; support independent sequencing and margining |
Key Features
| Feature | Design Value |
|---|---|
| Digital loop compensation | Programmable gm (0.8–4.6 mmho) and RTH (0–62 kΩ) via PMBus; eliminates external compensation components |
| Sub-milliohm DCR sensing | Supports 0.29mΩ inductor DCR; enables high-efficiency, low-component-count current sensing without sense resistors |
| Integrated EEPROM with ECC | 10,000 write cycles / 10-year retention; stores configuration, fault logs, and calibration data without external memory |
| PolyPhase® current sharing | Accurate phase-to-phase current matching across up to 6 phases; enables scalable 50A+ solutions with <±3% imbalance |
| Comprehensive telemetry | Real-time readback of VIN, IIN, VOUT, IOUT, die temperature (TSNS0), and external temperature (TSNS1) at 90ms update rate |
| Configurable fault response | Per-rail OV/UV/OC/OT protection with programmable delay, latch/non-latch behavior, and FAULT pin mapping |
Applications
| Telecom Point-of-Load | Server CPU Core Supply |
|---|---|
Use Scenario: Powering 12V intermediate bus-fed ASICs and FPGAs in 5G baseband units with strict thermal and telemetry requirements. IC Role / Device Role / Timing Role: Dual-output PolyPhase regulator delivering 1.8V@20A and 1.0V@20A with synchronized phase interleaving and real-time current monitoring. Use Value: Sub-milliohm DCR sensing eliminates power loss from sense resistors; ±0.5% VOUT accuracy maintains signal integrity under dynamic load steps. |
Use Scenario: Providing tightly regulated core voltage (e.g., 0.85V) and SoC I/O rail (1.2V) in high-performance x86 servers with dynamic voltage/frequency scaling. IC Role / Device Role / Timing Role: Digitally managed dual-buck controller enabling time-based and voltage-based sequencing, margining, and adaptive soft-start during boot and DVFS transitions. Use Value: PMBus telemetry feeds BMC for predictive thermal management; EEPROM-stored configurations ensure repeatable power-up behavior across firmware updates. |
| Industrial Storage Controller | AI Accelerator Board |
Use Scenario: Powering NVMe SSD controllers and flash memory arrays in ruggedized edge storage systems operating from 12V or 48V (with front-end converter). IC Role / Device Role / Timing Role: Dual-channel regulator with independent RUN/FAULT signaling and fault logging for field-replaceable module diagnostics. Use Value: Internal temperature sensing (±1°C TUE) and external thermistor interface (TSNS0/TSNS1) enable closed-loop thermal derating without external sensors. |
Use Scenario: Delivering high-current, low-noise power to GPU-like AI accelerators with rapid load transients and strict ripple limits. IC Role / Device Role / Timing Role: Dual 25A PolyPhase stage supporting up to 6-phase interleaving; SHARE_CLK synchronizes switching across multiple LTC7132s for ultra-low output ripple. Use Value: Programmable slope compensation and digital servo mode suppress subharmonic oscillation in low-DCR inductor designs; 90ns minimum on-time supports high VIN/VOUT ratios. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output digital POL regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC7131IY#PBF | Single-output, 25A; identical PMBus interface, loop compensation, and package; lacks second channel and associated pins (VSENSE1±, ISENSE1±, etc.) | Suitable only for single-rail systems; cannot replace LTC7132IY#PBF in dual-output or current-sharing configurations | Select when only one high-current rail is needed and board space must be minimized - same footprint but no channel redundancy. |
| TPS546D24ARVFT | Single-die, dual-output 35A/35A; TI's PMBus-compliant device with higher per-channel current rating but no sub-milliohm DCR support; uses resistor-based current sensing | Higher peak current capability but lacks ultralow-DCR sensing and integrated EEPROM fault logging; different pinout and thermal profile | Choose for higher-current single-rail needs where DCR sensing is unnecessary and TI ecosystem integration is preferred. |
Compared with LTC7131IY#PBF, the LTC7132IY#PBF adds full dual-channel independence, phase synchronization, and current sharing - essential for multi-rail systems. Versus TPS546D24ARVFT, it offers superior DCR-based current sensing accuracy and on-chip fault history retention, at the cost of lower per-channel current rating.
Availability
LTC7132IY#PBF is available at Aetrix Electronics and suitable for telecom infrastructure, enterprise storage, and industrial AI hardware requiring stable component supply, long-term lifecycle support, and guaranteed –40°C to +125°C operation.
Supply support for LTC7132IY#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and power management markets.
The LTC7132IY#PBF belongs to Analog Devices' Power by Linear™ PolyPhase regulator family, designed specifically for digitally managed, high-current point-of-load applications in datacenter, networking, and high-end computing systems.
FAQ
What is the maximum supported switching frequency for the LTC7132IY#PBF?
The LTC7132IY#PBF supports a programmable switching frequency range of 250 kHz to 1000 kHz. This is set either via external resistors on FREQ_CFG pins or dynamically through the PMBus interface using the OPERATION and ON_OFF_CONFIG commands. Frequency selection directly impacts inductor size, efficiency, and transient response - higher frequencies allow smaller magnetics but increase switching losses.
Does the LTC7132IY#PBF support true dual-phase interleaving with external synchronization?
Yes, the LTC7132IY#PBF supports precise phase interleaving via its dedicated SYNC pin. When configured as a slave, it locks its internal oscillator to an external SYNC signal (200–1000 kHz), and phase offset between Channel 0 and Channel 1 is programmable via MFR_PWM_CONFIG[2:0] - yielding 0°, 60°, 90°, 120°, 180°, 240°, 270°, or 300° offsets. This enables seamless multi-phase expansion across multiple LTC7132IY#PBF devices.
How does the LTC7132IY#PBF achieve ±0.5% output voltage accuracy over temperature?
The LTC7132IY#PBF achieves ±0.5% output voltage accuracy over –40°C to +125°C through a combination of on-chip trimming, auto-zeroed ADC-based voltage monitoring, and closed-loop digital servo correction. Its VOUT readback path uses a 16-bit ADC with 244 µV LSB resolution, and the digital control loop continuously adjusts the DAC reference to maintain target regulation - even as reference drift and FB resistor TC affect analog paths.
Can the LTC7132IY#PBF operate without an external EEPROM?
Yes - the LTC7132IY#PBF contains integrated EEPROM with ECC and 10-year data retention. All configuration parameters (voltage setpoints, soft-start times, fault thresholds, loop compensation) can be stored internally and restored automatically on power-up. No external EEPROM is required, simplifying BOM and eliminating boot dependency on external memory initialization.
What thermal protection mechanisms does the LTC7132IY#PBF include?
The LTC7132IY#PBF includes dual thermal protection: internal junction temperature sensing (±1°C TUE) and external thermistor interface (TSNS0/TSNS1). It supports programmable overtemperature (OT) and undertemperature (UT) fault responses - including latched shutdown, non-latched warning, or automatic derating. Fault events are logged in EEPROM with timestamps, enabling post-failure root-cause analysis in deployed systems.
LTC7132IY#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 140-FBGA
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.5V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 25A, 25A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 140-BGA (11.25x9)
LTC7132IY#PBF FAQ
1.How can I place an order for LTC7132IY#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC7132IY#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC7132IY#PBF reliable?
The price and inventory of LTC7132IY#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC7132IY#PBF is usually 5 days.
3.What payment methods are accepted for LTC7132IY#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC7132IY#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC7132IY#PBF?
LTC7132IY#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC7132IY#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC7132IY#PBF?
For technical support, including LTC7132IY#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC7132IY#PBF requirements.
6.How does Aetrix verify that LTC7132IY#PBF is sourced from the original manufacturer or authorized distributors?
All LTC7132IY#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC7132IY#PBF meets industry standards.
7.What is the process for return or replacement of LTC7132IY#PBF?
All LTC7132IY#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC7132IY#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC7132IY#PBF part is unused and in its original packaging.
Return procedure for LTC7132IY#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC7132IY#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
