My Inquiry
My Account
Analog Devices Inc. LTC7149EFE#TRPBF
- Part No.:
- LTC7149EFE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LTC7149EFE#TRPBF.pdf
- Description:
- IC REG BUCK ADJ 4A 28TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC7149EFE#TRPBF from Analog Devices is a 60V, 4A synchronous monolithic step-down regulator configured for inverting output applications, delivering –28V to 0V output with ±0.8% voltage accuracy, 92% efficiency at 12VIN/–5VOUT, and peak current mode control. It integrates 110mΩ top/50mΩ bottom N-channel MOSFETs and supports programmable switching frequency (300kHz–3MHz) via external resistor.
For engineers reviewing the LTC7149EFE#TRPBF datasheet, LTC7149EFE#TRPBF pinout, LTC7149EFE#TRPBF application, or LTC7149EFE#TRPBF equivalent, key selection considerations include its board-ground-referenced I/O pins (RUN, PGOOD, MODE/SYNC), single-resistor VOUT programming (VOUT– = –50µA × RSET), Burst Mode® vs forced continuous mode trade-off, and TSSOP-28 package thermal performance (θJA = 30°C/W).
Technical Context
The LTC7149EFE#TRPBF employs a peak current mode architecture with internal level-shift circuits enabling all logic-level I/O pins (RUN, MODE/SYNC, PGOOD) to reference board GND instead of SVOUT–. Its error amplifier uses ISET as positive input and VOUTSNS as negative input, with transconductance gm = 400–700µS and offset ≤ ±5mV.
Switching is controlled by an oscillator whose frequency is set via RT-to-SVOUT– resistor (200kHz–3MHz), with ±50% sync range for external clock locking. The device implements input voltage regulation (VINREG threshold = 2.0V above VOUT–), overvoltage lockout (64V + |VOUT–|), and undervoltage lockout (2.65V + |VOUT–|) with 200mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.4V to 60V; supports wide industrial and telecom supply rails without pre-regulation |
| Output Voltage Range | –28V to 0V; enables negative bias generation for op-amps, ADCs, and RF stages |
| Max Output Current | 4A inductor current; delivers full load into –5V with 92% efficiency at 12VIN |
| Quiescent Current | 440µA in Burst Mode; enables low-power standby in battery-backed systems |
| Output Accuracy | ±0.8% over line/load/temperature; ensures stable reference for precision analog circuitry |
| Switching Frequency | 300kHz to 3MHz via RT resistor; allows optimization of size vs EMI in space-constrained designs |
| Package | 28-Lead Plastic TSSOP; exposes SVOUT– pad for thermal management and electrical connection |
Pinout & Package
Package: 28-Lead Plastic TSSOP (4mm × 5mm footprint, exposed SVOUT– pad on underside requiring PCB soldering for thermal and electrical integrity).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT– (Pins 1–5) | Negative output return | Primary power return path; all output capacitors and load connect here; exposed pad (Pin 29) is electrically identical and must be soldered |
| VIN (Pins 6,7) | Input supply input | Accepts 3.4V–60V; powers internal LDOs and high-side switch; requires local ceramic bypassing |
| RUN (Pin 8) | Enable control input | Logic-high >1.2V enables operation; resistor divider from VIN sets precise UVLO threshold |
| GND (Pin 9) | Board ground sense | Reference for RUN, MODE/SYNC, PGOOD; must connect directly to low-impedance PCB ground plane |
| MODE/SYNC (Pin 10) | Operating mode select / clock sync | GND = Burst Mode; floating = forced continuous; external clock = synchronized CCM |
| PGOOD (Pin 11) | Power-good open-drain output | Pulled low if VPGDFB <0.555V or >0.645V relative to VOUT–; 64-cycle blanking prevents transient glitches |
| PGDFB (Pin 12) | Power-good feedback node | Connect resistor divider from GND to VOUT– to set PGOOD trip thresholds |
| VINREG (Pin 14) | Input voltage regulation sense | Threshold = 2.0V above VOUT–; reduces peak current when VIN droops below programmed level |
| RT (Pin 15) | Oscillator frequency programming | Resistor to SVOUT– sets fSW; 100kΩ yields ~1MHz; sync range ±50% of programmed frequency |
| VOUTSNS (Pin 16) | Error amp inverting input | Typically tied to GND; differential input with ISET sets output voltage regulation point |
| ISET (Pin 17) | 50µA bias current source / soft-start | Current source programs VOUT– = –50µA × RSET; capacitor to VOUT– enables controlled ramp-up |
| ITH (Pin 18) | Error amp output / compensation node | Voltage sets peak inductor current threshold; tie to INTVCC for internal compensation |
| EXTVCC (Pin 19) | External LDO input | Enables 3.1V INTVCC LDO when >3.2V above VOUT–; reduces power loss vs VIN-powered LDO |
| INTVCC (Pin 20) | Internal LDO output | 3.3V (VIN-powered) or 3.1V (EXTVCC-powered) above VOUT–; requires ≥1µF ceramic bypass to VOUT– |
| BOOST (Pin 21) | High-side gate driver supply | Connect 0.1µF bootstrap cap between BOOST and SW; replenished every 8 cycles if needed |
| SW (Pins 22–28) | Switch node | Connects to inductor; carries high di/dt square wave; requires short, low-inductance PCB routing |
| SVOUT– (Pins 13,29) | Exposed thermal pad | Electrically identical to VOUT–; mandatory solder connection to PCB copper for θJA = 30°C/W |
Key Features
| Feature | Design Value |
|---|---|
| Board-ground-referenced I/O | RUN, MODE/SYNC, and PGOOD operate with respect to PCB GND-not SVOUT–-simplifying level-shifting and system integration |
| Single-resistor VOUT programming | VOUT– = –50µA × RSET enables precise negative output setting without trimming or DACs |
| Burst Mode® operation | Reduces quiescent current to 440µA at light loads while maintaining regulated output and minimizing output ripple |
| Programmable soft-start | Capacitor from ISET to VOUT– controls ramp rate (tSS ≈ 2.3 × RSET × CSET) preventing inrush into pre-biased loads |
| Integrated dual MOSFETs | 110mΩ top / 50mΩ bottom N-channel switches eliminate external FETs and reduce BOM count and layout complexity |
Applications
| Industrial Instrumentation | Telecom Line Cards |
|---|---|
Use Scenario: Generating –15V rail for precision op-amp biasing in automated test equipment with 24V input bus. IC Role / Device Role / Timing Role: Inverting buck regulator providing stable negative supply referenced to system GND. Use Value: ±0.8% output accuracy and 92% efficiency at 24VIN/–15VOUT ensure minimal self-heating and drift in metrology-grade signal chains. | Use Scenario: Supplying –48V intermediate bus for DSLAM line drivers from a 54V backplane. IC Role / Device Role / Timing Role: High-voltage inverting regulator supporting wide input range and robust OVP/UVP protection. Use Value: 60V absolute max input rating and VIN overvoltage lockout (64V + |VOUT–|) protect against telecom surge transients per GR-1089. |
| Distributed Power Systems | RF Transceiver Bias |
Use Scenario: Local –12V generation for FPGA I/O banks in multi-rail server PSUs using 12V intermediate distribution. IC Role / Device Role / Timing Role: Point-of-load inverting regulator with programmable frequency to avoid noise coupling into sensitive digital clocks. Use Value: 300kHz–3MHz RT-programmable switching frequency enables EMI tuning around critical 100MHz+ data lanes. | Use Scenario: Providing –5V gate bias for GaAs pHEMT amplifiers in 5G mmWave front-end modules. IC Role / Device Role / Timing Role: Low-noise inverting regulator operating in forced continuous mode to suppress switching artifacts near RF bands. Use Value: Forced continuous mode eliminates Burst Mode® frequency modulation, reducing phase noise injection into adjacent VCOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverting buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC7151SEFE#TRPBF | Higher 8A output current, 40V max input, integrated compensation, no ISET programming (uses resistor divider on VOUTSNS) | Targeted at higher-current applications where 4A is insufficient; lacks single-resistor VOUT simplicity | Select when >4A output or simplified loop compensation is required; not drop-in due to different feedback architecture |
| TPS63710DRRR | 3.5V–28V input, –12V max output, 1.5A output, fixed-frequency PWM only (no Burst Mode), smaller 3mm × 2mm QFN | Suitable for lower-power portable applications; lacks wide-VIN capability and programmable soft-start | Choose for compact, cost-sensitive designs with <1.5A load and ≤28V input; requires redesign of feedback and soft-start networks |
Compared with LTC7151SEFE#TRPBF and TPS63710DRRR, the LTC7149EFE#TRPBF uniquely balances 60V input tolerance, 4A output, single-resistor negative voltage programming, and Burst Mode® efficiency-making it optimal for industrial and telecom systems needing flexible, high-accuracy inverting supplies.
Availability
LTC7149EFE#TRPBF is available at Aetrix Electronics and suitable for industrial instrumentation, telecom line cards, and distributed power systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC7149EFE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC7149 belongs to ADI's Power by Linear™ high-voltage DC/DC regulator family, designed specifically for demanding negative-output and wide-input-range power conversion in infrastructure and precision systems.
FAQ
What is the maximum input voltage supported by the LTC7149EFE#TRPBF?
The LTC7149EFE#TRPBF supports an absolute maximum input voltage of 64V relative to VOUT–, with recommended operating range up to 60V. This rating enables direct connection to 48V telecom buses and industrial 24V/36V systems with margin for transients. Operation above 60V risks permanent damage per Absolute Maximum Ratings.
How is the output voltage programmed on the LTC7149EFE#TRPBF?
The LTC7149EFE#TRPBF uses a precision 50µA current source on the ISET pin to program VOUT– = –50µA × RSET, where RSET connects from ISET to VOUT–. This single-resistor method achieves ±0.8% accuracy without trimming. For example, a 100kΩ resistor sets VOUT– = –5.0V. An external capacitor on ISET also provides programmable soft-start.
Does the LTC7149EFE#TRPBF support synchronization to an external clock?
Yes, the LTC7149EFE#TRPBF supports external clock synchronization via the MODE/SYNC pin. When driven by an external signal, the internal oscillator locks to frequencies within ±50% of the RT-programmed frequency. For reliable lock, the external clock must fall within this window-e.g., if RT sets 1MHz, sync range is 500kHz–1.5MHz.
What thermal considerations apply to the LTC7149EFE#TRPBF in TSSOP package?
The LTC7149EFE#TRPBF in 28-lead TSSOP has θJA = 30°C/W and requires soldering of the exposed SVOUT– pad (Pin 29) to a PCB copper plane for rated thermal performance. Without proper pad connection, junction temperature rise increases significantly. Thermal shutdown activates at TJ = 125°C, but continuous operation above this degrades reliability.
Can the LTC7149EFE#TRPBF operate with a pre-biased output?
Yes, the LTC7149EFE#TRPBF safely starts into a pre-biased VOUT– by remaining in Burst Mode until the ISET voltage ramps up to match VOUTSNS. During this phase, both power switches stay off, preventing reverse current flow. Once VISET = VOUTSNS, normal switching begins and VOUT– decreases at the programmed rate, avoiding output overshoot or latch-up.
LTC7149EFE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Negative
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.4V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 0V
- Voltage - Output (Max):
- -28V
- Current - Output:
- 4A
- Frequency - Switching:
- 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP-EP
LTC7149EFE#TRPBF FAQ
1.How can I place an order for LTC7149EFE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC7149EFE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC7149EFE#TRPBF reliable?
The price and inventory of LTC7149EFE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC7149EFE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC7149EFE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC7149EFE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC7149EFE#TRPBF?
LTC7149EFE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC7149EFE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC7149EFE#TRPBF?
For technical support, including LTC7149EFE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC7149EFE#TRPBF requirements.
6.How does Aetrix verify that LTC7149EFE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC7149EFE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC7149EFE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC7149EFE#TRPBF?
All LTC7149EFE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC7149EFE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC7149EFE#TRPBF part is unused and in its original packaging.
Return procedure for LTC7149EFE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC7149EFE#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
