My Inquiry
My Account
Analog Devices Inc. LTC7840EUFD#TRPBF
- Part No.:
- LTC7840EUFD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 28-WFQFN Exposed Pad
- Datasheet:
-
LTC7840EUFD#TRPBF.pdf
- Description:
- DUAL PHASE/OUTPUT NON-SYNCH BOOS
- Quantity:
- Payment:
- Shipping:
Inventory:4,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC7840EUFD#TRPBF from Analog Devices is a dual-phase, dual-output nonsynchronous boost controller driving external N-channel MOSFETs in high-voltage DC-DC conversion. It operates from 5.5V to 60V input, delivers programmable 50kHz–425kHz switching frequency, features ±1% 1.2V internal reference, dual RUN pins, and hiccup-mode overcurrent protection-used in telecom power supplies delivering up to 240V output.
For engineers reviewing the LTC7840EUFD#TRPBF datasheet, LTC7840EUFD#TRPBF pinout, LTC7840EUFD#TRPBF application, or LTC7840EUFD#TRPBF equivalent, key selection considerations include its 28-pin QFN (4mm × 5mm) package, dual independent current-mode control loops, adjustable max duty cycle (75–96%), BLANK-pin-configurable minimum on-time (120–200ns), and dual PGOOD outputs with ±10% regulation window and 135µs delay.
Technical Context
The LTC7840EUFD#TRPBF implements constant-frequency peak current-mode control with smooth quadratic slope compensation and dynamic slope recovery per channel. Its two independent control loops operate 180° out-of-phase, supporting dual-phase single-output or true dual-output configurations.
It integrates cascaded LDOs: a 10V DRVCC regulator (4.4V UVLO rising) powers gate drivers, and a 3.8V INTVCC regulator (3.3V UVLO rising) supplies analog/digital circuitry. Both LDOs require local ceramic bypassing-4.7µF at DRVCC to PGND and 1nF at INTVCC to SGND-and must not be externally biased.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5.5V to 60V - accommodates automotive load dump, industrial surges, and wide-range DC inputs without external pre-regulation. |
| Switching Frequency | 50kHz to 425kHz - programmable via FREQ pin (10µA sink) or synchronized to external clock (50–450kHz), enabling EMI optimization and magnetics sizing. |
| Feedback Reference | 1.2V ±1% - precision internal voltage reference enables accurate output regulation across temperature and line/load conditions. |
| Max Duty Cycle | 75% to 96% - set by DMAX pin voltage (SGND=96%, float=84%, INTVCC=75%), allowing topology-specific duty limit enforcement for boost/SEPIC/flyback. |
| Min On-Time | 120ns to 200ns - configured via BLANK pin (SGND=120ns, float=160ns, INTVCC=200ns), critical for high VIN-to-VOUT ratios and light-load stability. |
| Current Sense Threshold | 75mV typical - adjustable down to ≤70mV using ILIM1/ILIM2 pins (10µA sink), enabling precise overcurrent protection with low-value sense resistors. |
| Power Good Accuracy | ±10% window with 135µs delay - ensures reliable system sequencing and fault reporting for both outputs independently. |
Pinout & Package
The LTC7840EUFD#TRPBF is housed in a 28-lead plastic QFN package (4mm × 5mm, UFD28), thermally enhanced with exposed SGND pad requiring PCB soldering for thermal and electrical integrity. θJA = 47°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BLANK (Pin 26) | Minimum on-time configuration | Setting voltage (SGND/float/INTVCC) selects 120/160/200ns min on-time-critical for high VIN/VOUT ratios and preventing sub-harmonic oscillation. |
| DMAX (Pin 1) | Maximum duty cycle programming | Controls upper limit of PWM conduction (96%/84%/75%) to prevent instability in boost/SEPIC/flyback topologies under transient or startup conditions. |
| FREQ (Pin 2) | Oscillator frequency control | 10µA-sink input; resistor-to-ground sets frequency (50–425kHz); also accepts external sync signal (50–450kHz) for multi-phase coherence. |
| GATE1/GATE2 (Pins 18/16) | N-channel MOSFET gate drivers | 10V gate drive referenced to PGND; RDS(ON) = 2Ω pull-up / 1Ω pull-down-optimized for high-side N-MOS in boost with fast edge rates. |
| ILIM1/ILIM2 (Pins 23/13) | Current limit threshold setting | 10µA current sink; resistor-to-SGND sets VILIM to scale current sense threshold from 75mV downward-enables precise OCP calibration. |
| PGOOD1/PGOOD2 (Pins 15/14) | Open-drain power-good indicators | Assert low after 135µs mask timer when VFB exceeds ±10% of target-supports sequenced power-up and fault isolation in dual-rail systems. |
| RUN1/RUN2 (Pins 6/7) | Independent channel enable inputs | 1.22V turn-on threshold with 80mV hysteresis and 1µA/5.5µA pull-up-allows staggered startup, fault shutdown, or external sequencing control. |
| VFB1/VFB2 (Pins 4/9) | Output voltage feedback inputs | Connect to resistor divider mid-point; ±1% 1.2V reference enables stable regulation across wide output ranges (e.g., 48V, 240V). |
| SS1/SS2 (Pins 3/8) | Soft-start ramp control | 10µA internal current charges external capacitor-sets output voltage ramp rate and hiccup-mode timing; ≥0.1µF required. |
| SENSE1+/SENSE1− (Pins 25/24) SENSE2+/SENSE2− (Pins 11/12) | Differential current sense inputs | High common-mode range (up to INTVCC); reject noise in high-side sensing; support Kelvin connections for accuracy. |
| SYNC (Pin 28) | PLL synchronization input | Accepts external clock (50–450kHz); internal 100kΩ pull-down; >1.6V = active high-enables phase-locking across multiple LTC7840s in multiphase stacks. |
| CLKOUT (Pin 27) | Phase-shifted clock output | 90° phase shift relative to Channel 1 clock-facilitates daisy-chaining for interleaved operation without external timing ICs. |
| VIN (Pin 20) | Main input supply | 5.5V–60V input; requires 0.1–1µF ceramic bypass to PGND close to pin-handles surge energy and reduces high-frequency noise injection. |
| DRVCC (Pin 19) | Gate driver LDO output | 10V ±4% regulated output; supplies gate drivers; requires ≥4.7µF X5R ceramic to PGND-must not be externally biased to avoid catastrophic failure. |
| INTVCC (Pin 22) | Control circuit LDO output | 3.8V ±5% regulated output; powers analog/digital core; requires 1nF ceramic to SGND-intended for internal use only. |
| PGND (Pin 17) | Power ground | Low-impedance return for MOSFET sources, VIN/DRVCC capacitors-must be connected directly to power plane with minimal trace length. |
| SGND (Pins 21, Exposed Pad) | Signal ground | Reference for all small-signal pins (VFB, ITH, RUN, etc.); isolated from PGND except at single-point connection-prevents noise coupling into control loop. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent current-mode control loops | Enables true dual-output regulation or interleaved single-output operation with 180° phase shift-reducing input/output ripple and improving thermal distribution. |
| Programmable hiccup-mode overcurrent protection | Auto-retry fault response triggered by SS pin timing-limits average power during sustained overload while preserving system availability without latch-off. |
| Flexible topology support (boost/SEPIC/flyback) | Configurable via external component selection and DMAX/BLANK pin settings-eliminates need for separate controllers across multiple isolated/non-isolated DC-DC architectures. |
| Integrated cascaded LDO architecture | DRVCC (10V) and INTVCC (3.8V) regulators powered from VIN and DRVCC respectively-ensures robust gate drive and stable control bias without external regulators. |
| Dual independent RUN and PGOOD signals | Per-channel enable/disable and status monitoring-supports redundant power systems, hot-swap capability, and independent rail sequencing in multi-voltage applications. |
Applications
| Telecom 48V Backup Power | Industrial High-Voltage Bias Supply |
|---|---|
Use Scenario: Generating 240V DC from 12V battery backup in optical line terminals during AC mains failure. IC Role / Device Role / Timing Role: Dual-phase nonsynchronous boost controller regulating two independent 120V outputs stacked in series, with hiccup-mode OCP protecting against shorted laser diode loads. Use Value: Achieves >90% efficiency at 0.7A output with 12V input; 180° interleaving cuts input ripple current by 50%, reducing bulk capacitor size and stress. | Use Scenario: Providing isolated 36V/48V bias rails for motor drive gate drivers and sensor front-ends in factory automation PLCs. IC Role / Device Role / Timing Role: Dual-output controller operating in independent mode-one channel for 36V logic supply, second for 48V gate drive-each with dedicated RUN and PGOOD. Use Value: ±1% reference and dual PGOOD outputs ensure tight regulation and deterministic power sequencing, meeting IEC 61000-4-5 surge immunity requirements. |
| Automotive ADAS Camera Power | Medical Imaging Detector Bias |
Use Scenario: Converting 9–16V vehicle battery to stable 48V for high-resolution CMOS image sensors in surround-view cameras. IC Role / Device Role / Timing Role: Single-output dual-phase boost controller with 180° interleaving, using CLKOUT to synchronize auxiliary timing circuits. Use Value: 120ns min on-time (BLANK=SGND) enables stable 48V output from 9V cold-crank input; hiccup mode prevents thermal runaway during lens heater faults. | Use Scenario: Delivering ultra-stable ±100V bias to X-ray detector photodiode arrays requiring <0.1% ripple and fast transient recovery. IC Role / Device Role / Timing Role: Dual-output controller in SEPIC configuration for positive/negative high-voltage rails, leveraging adjustable soft-start (SS1/SS2) for controlled ramp-up. Use Value: Adjustable current limit (ILIM1/ILIM2) and ±10% PGOOD window enable precise fault detection before detector damage occurs during arcing events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3895EUFD#TRPBF | Single-output, synchronous boost controller with integrated 5V/10V dual LDOs; no hiccup mode; fixed 100kHz–850kHz frequency range. | Designed for lower-output-voltage (<60V) applications with tighter layout constraints; lacks dual independent PGOOD and RUN pins. | Select when synchronous rectification is required for >95% efficiency at moderate loads and dual-rail independence is unnecessary. |
| MPQ4332GR-A | Single-phase, dual-output synchronous boost; 4.5–40V input; integrated MOSFETs; no DMAX/BLANK adjustment; fixed 500kHz switching. | Targeted at space-constrained consumer electronics; lacks programmable hiccup, external MOSFET drive, and wide VIN range. | Select for cost-sensitive, low-power (<3A) applications where board area is critical and external high-voltage MOSFETs are undesirable. |
Compared with LTC3895EUFD#TRPBF and MPQ4332GR-A, the LTC7840EUFD#TRPBF uniquely supports dual-phase dual-output nonsynchronous operation up to 60V input and 240V output, with full configurability of duty cycle, on-time, and hiccup timing-making it the only option for high-reliability, high-voltage industrial and telecom power systems requiring independent rail control and robust fault management.
Availability
LTC7840EUFD#TRPBF is available at Aetrix Electronics and suitable for telecom power supplies, industrial high-voltage bias generation, and automotive ADAS camera power systems requiring stable component supply, long-term lifecycle support, and guaranteed performance across –40°C to +125°C junction temperature.
Supply support for LTC7840EUFD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC7840EUFD#TRPBF belongs to Analog Devices' Power by Linear™ controller family, designed specifically for high-efficiency, high-voltage DC-DC conversion in demanding environments where reliability, thermal robustness, and flexible topology support are critical.
FAQ
What is the maximum input voltage rating for the LTC7840EUFD#TRPBF?
The LTC7840EUFD#TRPBF has an absolute maximum input voltage rating of 65V, with continuous operation specified from 5.5V to 60V. This wide input range allows it to handle automotive load-dump transients and industrial power surges without external clamping, making the LTC7840EUFD#TRPBF suitable for harsh-environment applications where input stability cannot be guaranteed.
Can the LTC7840EUFD#TRPBF be used in SEPIC or flyback topologies?
Yes, the LTC7840EUFD#TRPBF is explicitly designed for flexible topology implementation including SEPIC and flyback, in addition to standard boost. Configuration requires appropriate external component selection (e.g., coupled inductor for SEPIC, transformer for flyback) and proper DMAX/BLANK pin settings to enforce safe duty-cycle limits-details are provided in the LTC7840EUFD#TRPBF datasheet Applications Information section.
How does the hiccup-mode overcurrent protection work in the LTC7840EUFD#TRPBF?
The LTC7840EUFD#TRPBF implements hiccup-mode OCP by disabling switching upon current-limit violation, then restarting after a timeout period set by the SS1/SS2 capacitor value. During hiccup, the controller enters low-current shutdown (≤40µA), minimizing power dissipation. Recovery is automatic and non-latching-ensuring continued operation after fault clearance without manual reset, which is essential for unattended telecom and industrial systems using the LTC7840EUFD#TRPBF.
What are the thermal limitations of the LTC7840EUFD#TRPBF in its QFN package?
The LTC7840EUFD#TRPBF in the 4mm × 5mm QFN (UFD28) package has a junction-to-ambient thermal resistance (θJA) of 47°C/W. To maintain TJ ≤ 125°C at 70°C ambient, total power dissipation must remain below 1.17W. This requires careful attention to gate charge current (dominant loss), DRVCC/INTVCC bypassing, and PCB copper area under the exposed SGND pad-design guidelines are validated in the LTC7840EUFD#TRPBF thermal characterization data.
Is the LTC7840EUFD#TRPBF pin-compatible with other members of the LTC78xx family?
No, the LTC7840EUFD#TRPBF is not pin-compatible with other LTC78xx controllers such as LTC7804 or LTC7810. Its 28-pin QFN pinout is unique-specifically optimized for dual-channel control with dedicated RUN, PGOOD, ILIM, and BLANK pins. Substituting with another LTC78xx part would require PCB redesign, as pin functions (e.g., CLKOUT, SYNC, DMAX) and placement differ significantly across the family.
LTC7840EUFD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- PWM
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 5.5V ~ 60V
- Frequency - Switching:
- 50kHz ~ 425kHz
- Duty Cycle (Max):
- 96%
- Synchronous Rectifier:
- No
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Power Good
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFN (4x5)
LTC7840EUFD#TRPBF FAQ
1.How can I place an order for LTC7840EUFD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC7840EUFD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC7840EUFD#TRPBF reliable?
The price and inventory of LTC7840EUFD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC7840EUFD#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC7840EUFD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC7840EUFD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC7840EUFD#TRPBF?
LTC7840EUFD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC7840EUFD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC7840EUFD#TRPBF?
For technical support, including LTC7840EUFD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC7840EUFD#TRPBF requirements.
6.How does Aetrix verify that LTC7840EUFD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC7840EUFD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC7840EUFD#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC7840EUFD#TRPBF?
All LTC7840EUFD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC7840EUFD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC7840EUFD#TRPBF part is unused and in its original packaging.
Return procedure for LTC7840EUFD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC7840EUFD#TRPBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
