Analog Devices Inc. LTM2895HY#PBF
- Part No.:
- LTM2895HY#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Isolators
- Package:
- 36-BGA
- Datasheet:
-
LTM2895HY#PBF.pdf
- Description:
- DGTL ISOL 6000VRMS 9CH SPI 36BGA
- Quantity:
- Payment:

- Shipping:

Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTM2895HY#PBF from Analog Devices (formerly Linear Technology) is a galvanically isolated µModule SPI transceiver with integrated DAC control signaling, designed to isolate LTC/LTC-compatible general-purpose DACs (e.g., LTC2642-16) and generic mode-(0,0) SPI interfaces. It delivers 100MHz SPI-compatible I/O, supports 8–32-bit configurable word length, provides three isolated select signals (SA2/SB2/SC2), and features <30ps RMS LOAD-to-LOAD2 jitter for precision DAC update timing in industrial process control systems.
For engineers reviewing the LTM2895HY#PBF datasheet, LTM2895HY#PBF pinout, LTM2895HY#PBF application, or LTM2895HY#PBF equivalent, key selection criteria include its 6000VRMS isolation rating, −40°C to 125°C operating range, dual-voltage logic interface (1.71V–5.5V), high common-mode transient immunity (>50kV/µs), and support for two isolated chip selects in compact 15mm × 6.25mm BGA packaging.
Technical Context
The LTM2895HY#PBF implements transformer-based isolator µModule technology with differential pulse encoding across a reinforced insulation barrier, enabling bidirectional signal translation without optical coupling. It operates as a slave on the logic side and master on the isolated side, reconstructing SPI waveforms-including SCK2, MOSI2, MISO2, SS2, and LOAD2-with precise timing alignment.
Its architecture includes configuration registers (0x30H/0x83H) that set SCK2 frequency (up to 100MHz) and word length, while dedicated low-jitter LOAD path and three isolated select channels (SA/SB/SC → SA2/SB2/SC2) enable synchronized DAC updates and external multiplexer control-critical for multi-channel precision analog output systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6000VRMS for 1 minute (UL 1577); reinforced insulation per CSA/IEC 62368-1 |
| SPI Speed | 100MHz max SCK2 frequency; supports 500kHz–100MHz operation with mode-(0,0) compliance |
| Logic Voltage Range | 1.71V–5.5V on both sides (VL/VL2), enabling direct interfacing with 1.8V, 3.3V, and 5V controllers/DACs |
| LOAD2 Jitter | <30ps RMS aperture jitter ensures sub-16-bit DAC settling integrity during LDAC-triggered updates |
| Operating Temp | −40°C to +125°C junction temperature (H-grade), validated for harsh industrial environments |
| Package | 36-ball BGA, 15mm × 6.25mm × 2.06mm, RoHS-compliant SAC305 finish |
| CMTI | >50kV/µs common-mode transient immunity maintains communication during fast ground shifts |
Pinout & Package
36-ball BGA package (15mm × 6.25mm × 2.06mm) with exposed thermal pad; ball pitch 0.8mm; moisture sensitivity level (MSL) 3; RoHS-compliant SAC305 finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ON / ON2 | Enable control (logic/isolated side) | Active-high enables respective side; must not float; resets I/O to high-Z when deasserted |
| SS / SSB / SS2 / SSB2 | Chip select framing signals | SS/SSB frame logic-side SPI transactions; SS2/SSB2 drive isolated DAC/SPI slaves with configurable timing |
| LOAD / LOAD2 | DAC load trigger path | Falling-edge–triggered; transfers low-jitter pulse (20–80ns width) to DAC LDAC input for synchronous output update |
| MOSI / MISO / SCK / MOSI2 / MISO2 / SCK2 | SPI data/clock interface | Full-duplex isolated SPI bus: logic side slave, isolated side master; supports 8–32-bit words and 100MHz SCK2 |
| SA/SB/SC / SA2/SB2/SC2 | Isolated select pass-through | Bidirectional control signals for external multiplexers or PGAs; safe transition windows enforced by internal timing logic |
| VL / VL2 | Logic interface supply | Independent 1.71V–5.5V supplies per side; internally bypassed with 1µF; sets VIH/VIL thresholds |
| VCC / VCC2 | Core power supply | 3.0V–5.5V supplies powering internal isolator circuitry and regulators; bypassed with 1µF |
| GND / GND2 | Reference grounds | Galvanically separated grounds; must be kept physically and electrically isolated to maintain 6000VRMS barrier integrity |
Key Features
| Feature | Design Value |
|---|---|
| Transformer-based isolation | Eliminates LED aging and CMTI limitations of optocouplers; enables >50kV/µs transient immunity and 125°C operation |
| Configurable SCK2 frequency | Eight selectable frequencies (100MHz down to 1.25MHz) via configuration registers-matches diverse DAC/SPI timing requirements |
| Low-jitter LOAD path | <30ps RMS jitter on LOAD2 ensures deterministic DAC output settling for high-resolution (≥16-bit) applications |
| Dual isolated chip selects | SS2 and SSB2 support dual-DAC or dual-SPI peripheral configurations without external logic or timing glue |
| Three isolated select channels | SA/SB/SC → SA2/SB2/SC2 enable synchronous control of external analog switches, PGAs, or calibration networks |
| Integrated fault detection | Open-drain FAULT output flags communication errors, invalid input states, or isolated-side corruption-reducing system-level diagnostics overhead |
Applications
| Industrial Process Control | Test & Measurement Equipment |
|---|---|
|
Use Scenario: Isolating 16-bit DAC outputs in PLC analog output modules subject to ground loops and EMI in factory floors. IC Role / Device Role / Timing Role: LTM2895HY#PBF acts as SPI-to-isolated-SPI bridge with precision LOAD2 timing to synchronize multi-channel DAC updates. Use Value: Enables 6000VRMS galvanic isolation between controller and field-side DACs while preserving sub-ns timing integrity for coordinated analog output staging. |
Use Scenario: Driving high-accuracy DACs (e.g., LTC2642-16) in automated test equipment where noise immunity and channel synchronization are critical. IC Role / Device Role / Timing Role: Provides isolated SPI master interface and low-jitter LOAD2 signal to trigger simultaneous DAC output updates across multiple DUT channels. Use Value: Eliminates ground-loop-induced measurement drift and ensures deterministic 16-bit DAC settling via <30ps LOAD2 jitter-improving test repeatability. |
| Breaking Ground Loops | Medical Instrumentation |
|
Use Scenario: Interfacing microcontroller-based sensor acquisition systems with isolated analog front-ends in mixed-signal industrial gateways. IC Role / Device Role / Timing Role: LTM2895HY#PBF serves as bidirectional SPI isolator with independent VL/VL2 supplies to break ground potential differences up to ±15kV. Use Value: Maintains error-free SPI communication during fast transients (>50kV/µs) while supporting 1.8V–5.5V logic compatibility across subsystems. |
Use Scenario: Isolating DAC-controlled bias voltages in patient-connected diagnostic devices requiring 2 MOPP safety compliance. IC Role / Device Role / Timing Role: Delivers reinforced insulation (455VRMS) per IEC 60601-1 and provides isolated LOAD2 for safe, jitter-controlled analog output updates. Use Value: Meets 2 MOPP patient protection requirements while enabling precise, synchronized analog stimulus generation without compromising timing fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated SPI interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM3481CRWZ | Quad-channel digital isolator (no integrated SPI logic or LOAD path); 25Mbps max data rate; no configurable SCK2 or word-length registers | Requires external SPI controller and timing logic for DAC LOAD generation; lacks built-in fault reporting | Choose ADUM3481CRWZ only when full custom SPI protocol handling is implemented externally and jitter-critical LOAD timing is unnecessary |
| SI8641ED-B-IS | 4-channel digital isolator with 150Mbps data rate; no DAC-specific features; no LOAD path or select signal pass-through capability | Needs discrete logic for SS/LOAD coordination; cannot natively support dual-DAC or multiplexer control without additional ICs | Prefer SI8641ED-B-IS for high-speed generic digital isolation where DAC synchronization and auxiliary control signals are managed elsewhere |
Compared with ADUM3481CRWZ and SI8641ED-B-IS, the LTM2895HY#PBF integrates SPI protocol translation, low-jitter LOAD2 generation, and three isolated select channels in one BGA package-reducing BOM count, PCB area, and timing validation effort for DAC-centric isolated systems.
Availability
LTM2895HY#PBF is available at Aetrix Electronics and suitable for industrial process control, test and measurement equipment, medical instrumentation, and ground-loop mitigation systems requiring stable component supply across extended temperature ranges and high-reliability isolation.
Supply support for LTM2895HY#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTM2895HY#PBF belongs to Analog Devices' µModule isolated interface product line, engineered specifically for robust, drop-in SPI isolation in precision analog systems-emphasizing timing integrity, safety certification, and simplified system integration over generic digital isolation.
FAQ
What is the maximum SCK2 frequency supported by the LTM2895HY#PBF?
The LTM2895HY#PBF supports up to 100MHz SCK2 frequency, configurable via its internal registers (0x30H/0x83H). This enables high-speed communication with fast DACs like the LTC2642-16 while maintaining mode-(0,0) SPI compliance. At 100MHz, tSCK2L is guaranteed ≥9.1ns, and LOAD2 pulse width is ~40ns-critical for minimizing DAC update latency in real-time control loops.
Does the LTM2895HY#PBF require external configuration to operate in basic SPI mode?
No, the LTM2895HY#PBF operates as a plug-and-play SPI isolator at default settings: SCK2 = 50MHz, word length = 16 bits, and mode-(0,0) timing. External configuration (via 0x30H/0x83H writes) is only needed to adjust SCK2 frequency, word length (8–32 bits), or enable dual-DAC support using SSB2. Basic 4-wire SPI isolation works immediately after power-up with ON and ON2 asserted.
How does the LOAD-to-LOAD2 path achieve low jitter in the LTM2895HY#PBF?
The LTM2895HY#PBF uses a dedicated, hardwired analog timing path-not SPI-reconstructed logic-to transfer the LOAD falling edge across the isolation barrier. This path bypasses digital serialization/deserialization, achieving <30ps RMS jitter on LOAD2. The resulting narrow pulse (20–80ns width, dependent on SCK2 frequency) directly drives DAC LDAC inputs, ensuring deterministic output updates without software or clock-domain dependencies.
What safety certifications apply to the LTM2895HY#PBF?
The LTM2895HY#PBF carries UL 1577 (6000VRMS, File #255632), CSA (IEC/UL 60950-1, 62368-1, 60601-1), and reinforced insulation ratings. It meets 2 MOPP for medical use (287.5VRMS), 455VRMS reinforced insulation for industrial applications, and has CTI ≥600 VRMS with 0.2mm distance through insulation-validated per IEC 60112 and IEC 60601-1.
Can the LTM2895HY#PBF interface with 1.8V logic systems?
Yes, the LTM2895HY#PBF supports 1.71V–5.5V logic interface supplies (VL and VL2) on both sides, making it fully compatible with 1.8V microcontrollers and DACs. Input thresholds scale with VL/VL2 (VIH = 0.8×VL, VIL = 0.2×VL), and output drive strength (VOH/VOL) is specified across the full range-enabling seamless level-shifting between 1.8V, 3.3V, and 5V domains without external translators.
LTM2895HY#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 36-BGA
- Packaging:
- Tray
- Product Status:
- Active
- Technology:
- Magnetic Coupling
- Type:
- SPI
- Isolated Power:
- No
- Number of Channels:
- 9
- Inputs - Side 1/Side 2:
- 8/4
- Channel Type:
- Bidirectional, Unidirectional
- Voltage - Isolation:
- 6000Vrms
- Common Mode Transient Immunity (Min):
- 50kV/µs
- Data Rate:
- 100Mbps
- Propagation Delay tpLH / tpHL (Max):
- 150ns, 150ns
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Voltage - Supply:
- 3V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-BGA (15x6.25)
LTM2895HY#PBF FAQ
1.How can I place an order for LTM2895HY#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTM2895HY#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTM2895HY#PBF reliable?
The price and inventory of LTM2895HY#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTM2895HY#PBF is usually 5 days.
3.What payment methods are accepted for LTM2895HY#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTM2895HY#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTM2895HY#PBF?
LTM2895HY#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTM2895HY#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTM2895HY#PBF?
For technical support, including LTM2895HY#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTM2895HY#PBF requirements.
6.How does Aetrix verify that LTM2895HY#PBF is sourced from the original manufacturer or authorized distributors?
All LTM2895HY#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTM2895HY#PBF meets industry standards.
7.What is the process for return or replacement of LTM2895HY#PBF?
All LTM2895HY#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTM2895HY#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTM2895HY#PBF part is unused and in its original packaging.
Return procedure for LTM2895HY#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTM2895HY#PBF Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

