My Inquiry
My Account
Analog Devices Inc. LTM4682IY
- Part No.:
- LTM4682IY
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Converters
- Package:
- 330-BBGA Module
- Datasheet:
-
LTM4682IY.pdf
- Description:
- LOW VOUT QUAD 31.25A OR SINGLE 1
- Quantity:
- Payment:
- Shipping:
Inventory:3,157
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTM4682IY from Analog Devices is a quad-output, digitally managed µModule DC/DC regulator delivering up to 31.25A per channel (125A total) with PMBus interface, ±0.5% DC output accuracy at 0.75V, 4.5V–16V input range, and integrated 16-bit ΔΣ ADC for telemetry. It serves as a high-density, multi-rail core power solution for AI accelerators and high-performance computing processors.
For engineers reviewing the LTM4682IY datasheet, LTM4682IY pinout, LTM4682IY application, or LTM4682IY equivalent, key selection considerations include its quad-channel analog control loops with digital configurability, real-time current/voltage/temperature readback accuracy, phase-interleaved operation up to 750kHz, and BGA package compatibility with tight layout constraints in server and networking equipment.
Technical Context
The LTM4682IY implements four independent, digitally programmable analog PWM control loops with hardware-based fast transient response-no firmware dependency. Each channel supports pin-strapped startup configuration (voltage, frequency, phasing) and full PMBus 1.3 compliance including telemetry polling up to 125Hz.
It integrates true input current sensing via differential amplifiers, sub-milliohm DCR-based output current sensing, onboard EEPROM with ECC for fault logging, and hardware-level fault responses (OV/UV/OT/OC) with dedicated FAULTn pins and PGOOD monitoring per channel.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Quad 31.25A or single 125A configurable array; enables flexible rail partitioning for multi-core SoCs |
| Input Voltage Range | 4.5V to 16V; supports standard 5V, 12V intermediate bus architectures without external pre-regulation |
| Output Voltage Range | 0.7V to 1.35V; optimized for sub-1V CPU/GPU core supplies with ±0.5% DC accuracy at 0.75V |
| Current Readback Accuracy | ±4.5% over 0°C–125°C; enables precise load-line calibration and thermal derating in closed-loop systems |
| Telemetry Interface | 400kHz PMBus-compliant I²C; supports real-time monitoring of VOUT/IOUT/TSENSE with 125Hz max polling rate |
| Switching Frequency | Configurable 535–750kHz per channel; allows phase interleaving to reduce input/output ripple and EMI |
| Package Dimensions | 15mm × 22mm × 5.71mm BGA; 330-pin RoHS-compliant SAC305 finish; bottom-side thermal pad for 1.4°C/W θJC |
Pinout & Package
The LTM4682IY is housed in a 330-pin BGA package (15mm × 22mm × 5.71mm) with SnPb or RoHS-compliant SAC305 terminal finish, rated MSL 4, and designed for bottom-side thermal dissipation (θJCbottom = 1.4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT0–VOUT3 | Regulated output voltage terminals | Four independent power outputs; each supports 31.25A continuous with dedicated sensing (VOSNSn+/VOSNSn–) |
| IN_01+/IN_01–, IN_23+/IN_23– | Differential input current sense inputs | Enable true input current measurement per dual-channel pair (01 and 23) with ±2% accuracy |
| PGOOD0–PGOOD3 | Open-drain power-good status indicators | Per-channel monotonic enable signaling; asserts after soft-start completion and voltage regulation validation |
| FAULT0–FAULT3 | Open-drain fault interrupt outputs | Hardware-level assertion on OV/UV/OC/OT events; latched until cleared via PMBus or RUN reset |
| SDA_01/SDA_23, SCL_01/SCL_23 | PMBus serial interface buses | Dual isolated I²C buses support independent communication with two controller domains or redundancy |
| RUN0–RUN3, RUNP | Channel enable and power-good reference | RUNn controls individual channel start-up; RUNP enables internal bias rails and synchronizes global sequencing |
| SHARE_CLK_01/SHARE_CLK_23 | Phase-sharing clock outputs | Drive external polyphase modules for current sharing beyond 125A; supports master-slave synchronization |
Key Features
| Feature | Design Value |
|---|---|
| Digital power system management | Full PMBus 1.3 compliance with 125Hz telemetry polling, fault logging to EEPROM with ECC, and real-time margining |
| Quad analog control loops | Hardware-based PWM regulation per channel-no software latency; supports >100kHz bandwidth for fast load transients |
| Configurable startup settings | Voltage, frequency, and phase angle set by resistor strapping (no firmware required); enables deterministic boot without host intervention |
| Integrated 16-bit ΔΣ ADC | Simultaneous readback of input/output voltages, currents, temperatures, uptime, and peak values with <1.5A IOUT error at 31.25A |
| Thermal-aware current derating | On-die temperature sensor (±1°C accuracy) and external TSNS inputs feed real-time derating tables stored in EEPROM |
Applications
| AI Accelerator Power | HPC Processor Core Rails |
|---|---|
Use Scenario: Supplying four independent 0.75V–1.0V rails to GPU tensor cores with dynamic load steps up to 40A/µs. IC Role / Device Role / Timing Role: Quad-channel µModule regulator providing tightly regulated, phase-interleaved power with synchronized soft-start and telemetry-driven thermal throttling. Use Value: Enables <35mV peak deviation under 10A–40A load steps while maintaining ±0.5% DC accuracy-critical for silicon reliability at 3nm nodes. | Use Scenario: Delivering 125A total to multi-die CPU packages requiring strict voltage sequencing and current balancing across dies. IC Role / Device Role / Timing Role: Single-package 125A solution with hardware-based time-based and voltage-based sequencing, plus current share via SHARE_CLK signals. Use Value: Eliminates discrete multiphase controllers and external current-sense amplifiers-reducing BOM count by 12+ components and PCB area by 35%. |
| Network ASIC Core Supply | Programmable Logic (FPGA) Multi-Rail |
Use Scenario: Powering 0.85V/31.25A SerDes clusters in 800G Ethernet switches with strict EMI limits and thermal constraints. IC Role / Device Role / Timing Role: High-efficiency µModule with 750kHz switching, spread-spectrum capability, and integrated input current sensing for accurate power budgeting. Use Value: Achieves >90% efficiency at 12VIN→0.85V/31.25A while meeting CISPR-32 Class B radiated emissions without added shielding. | Use Scenario: Configuring three independent rails (1.2V I/O, 0.85V core, 0.6V transceiver) from one LTM4682IY using channel grouping and pin-strapped voltages. IC Role / Device Role / Timing Role: Digitally reconfigurable power subsystem supporting FPGA partial reconfiguration and dynamic voltage scaling via PMBus commands. Use Value: Allows runtime voltage adjustment and telemetry feedback during bitstream loading-reducing FPGA configuration time by 22% via adaptive VCCINT ramp rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail digital power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTM4686IY#PBF | Dual 40A output (80A total); higher per-channel current but no quad-channel flexibility; lacks dual I²C buses | Better suited for dual-rail high-current ASICs; not suitable for 4-rail partitioning or independent telemetry per rail | Select when total current demand exceeds 125A but rail count is ≤2 and shared telemetry suffices |
| TPS546D24ARVFT | Single 60A PMBus buck; requires four units for quad-rail operation; no integrated current sensing or EEPROM fault log | Requires external current-sense resistors, sequencing IC, and telemetry aggregation; higher layout complexity | Select when board space permits discrete implementation and cost sensitivity outweighs integration benefits |
Compared with LTM4686IY#PBF and TPS546D24ARVFT, the LTM4682IY uniquely delivers true quad-channel autonomy-including independent PMBus buses, per-rail fault interrupts, and hardware-configurable startup-within a single BGA footprint, reducing system-level design effort and improving fault isolation in mission-critical compute platforms.
Availability
LTM4682IY is available at Aetrix Electronics and suitable for AI accelerator power delivery, HPC processor core supply, network ASIC SerDes clusters, and FPGA multi-rail systems requiring stable component supply across extended product lifecycles.
Supply support for LTM4682IY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and power management markets.
The LTM4682IY belongs to the µModule regulator product line-designed to integrate power MOSFETs, inductors, DC/DC controllers, and digital management into compact, thermally enhanced BGA packages for space-constrained, high-reliability computing systems.
FAQ
What is the maximum output current per channel for the LTM4682IY?
The LTM4682IY supports up to 31.25A continuous output current per channel (VOUT0–VOUT3), with thermal derating applied above 85°C ambient per Table 10–12 in the datasheet. At full 125A aggregate, it requires proper airflow and PCB copper thickness (≥2 oz) to maintain junction temperature below 125°C.
Does the LTM4682IY require external programming to operate out-of-the-box?
No-the LTM4682IY operates immediately after power-up using factory-default EEPROM settings. Output voltage, switching frequency, and channel phasing can be set via resistor strapping (VOUTn_CFG, FSWPH_nn_CFG pins) without host intervention or firmware. Digital configuration via PMBus is optional for advanced tuning.
How does the LTM4682IY handle overcurrent protection?
The LTM4682IY implements dual-level overcurrent protection: cycle-by-cycle peak current limiting (45A typical) and time-averaged output current limiting (40A typical), both configurable via PMBus command IOUT_OC_FAULT_LIMIT. Faults trigger immediate shutdown of the affected channel and assert the corresponding FAULTn pin.
Can the LTM4682IY support synchronous operation across multiple units?
Yes-the LTM4682IY provides SHARE_CLK_01 and SHARE_CLK_23 outputs to synchronize switching phases with external LTM4682IY or compatible µModule devices. This enables seamless current sharing across >125A systems and reduces input/output ripple through controlled phase interleaving.
What is the accuracy of input current measurement on the LTM4682IY?
The LTM4682IY achieves ±2% input current readback accuracy over 4.5V–16V input range and 0°C–125°C temperature, measured differentially across IN_nn+/IN_nn– pins. This enables precise system-level power budgeting and input capacitor sizing without external metrology-grade sensors.
LTM4682IY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LTM®4682
- Package/Case:
- 330-BBGA Module
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- Linear Regulator Replacement
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 16V
- Voltage - Output 1:
- 0.7 ~ 1.35V
- Voltage - Output 2:
- -
- Voltage - Output 3:
- -
- Voltage - Output 4:
- -
- Current - Output (Max):
- 125A
- Power (Watts):
- 169 W
- Voltage - Isolation:
- -
- Applications:
- ITE (Commercial)
- Features:
- Adjustable Output, I2C Interface, Load Sharing, PMBus™, Remote On/Off, Remote Sense
- Operating Temperature:
- -40°C ~ 125°C
- Efficiency:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 330-BGA (22x15)
- Control Features:
- -
- Approval Agency:
- -
- Standard Number:
- -
LTM4682IY FAQ
1.How can I place an order for LTM4682IY through Aetrix?
Please submit a Request for Quotation (RFQ) for LTM4682IY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTM4682IY reliable?
The price and inventory of LTM4682IY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTM4682IY is usually 5 days.
3.What payment methods are accepted for LTM4682IY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTM4682IY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTM4682IY?
LTM4682IY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTM4682IY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTM4682IY?
For technical support, including LTM4682IY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTM4682IY requirements.
6.How does Aetrix verify that LTM4682IY is sourced from the original manufacturer or authorized distributors?
All LTM4682IY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTM4682IY meets industry standards.
7.What is the process for return or replacement of LTM4682IY?
All LTM4682IY units undergo pre-shipment inspection (PSI). If there is an issue with LTM4682IY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTM4682IY part is unused and in its original packaging.
Return procedure for LTM4682IY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTM4682IY Tags
-
1S4E_0505S1.5U
GAPTEC Electronic
-
TPS631000DRLR
Texas Instruments
-
XCL209F083DR
Torex Semiconductor Ltd
-
SC202AMLTRT
Semtech Corporation
-
NME1S0505SC
Murata Power Solutions Inc.
-
XCL101A501ER-G
Torex Semiconductor Ltd
-
RFM-0505S
Recom Power
-
TEA 1-0505E
Traco Power
-
MIC33153YHJ-TR
Microchip Technology
-
TEA 1-0505
Traco Power
-
TPSM863252RDXR
Texas Instruments
-
RFB-0505S
Recom Power
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
