Texas Instruments LV14360SDDAR
- Part No.:
- LV14360SDDAR
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
LV14360SDDAR.pdf
- Description:
- IC REG BUCK ADJ 3A 8SOPWR
- Quantity:
- Payment:

- Shipping:

Inventory:3,974
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LV14360SDDAR from Texas Instruments is a 60-V, 3-A synchronous step-down DC-DC converter with integrated high-side MOSFET (155-mΩ typical), 300-µA light-load quiescent current, adjustable 200 kHz–2 MHz switching frequency, and internal compensation. It delivers regulated output in industrial power supplies and battery-powered systems where wide VIN (4.3 V to 60 V) and low shutdown current (1 µA) are critical.
For engineers reviewing the LV14360SDDAR datasheet, LV14360SDDAR pinout, LV14360SDDAR application, or LV14360SDDAR equivalent, key selection criteria include its HSOIC-8 PowerPAD™ package, soft-start capability (SS pin), peak-current-mode control architecture, and support for external clock synchronization up to 2 MHz - all verified in TI's SNVSAZ1A datasheet.
Technical Context
The LV14360SDDAR implements fixed-frequency peak current mode control with slope compensation to ensure stability at duty cycles >50%. Its sleep mode reduces switching losses below ~300 mA load, maintaining 300-µA IQ while regulating output voltage via an internal 0.75-V reference and externally programmable feedback divider.
It supports high-duty-cycle operation (~90%) via BOOT capacitor recharge circuitry and integrates cycle-by-cycle current limiting, thermal shutdown (170°C), input UVLO (4.0 V typ. rising), and output overvoltage protection. The RT/SYNC pin enables either resistor-programmed frequency or PLL-based synchronization to external clocks from 250 kHz to 2 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.3 V to 60 V - supports direct connection to unregulated industrial, automotive, or telecom rails without pre-regulation. |
| Output Current | 3 A continuous - sufficient for powering FPGAs, DSPs, or multi-rail subsystems from single-stage conversion. |
| Quiescent Current | 300 µA (sleep mode) - enables >1-year battery life in always-on IoT sensors or remote monitoring devices. |
| High-Side RDS(on) | 155 mΩ (typ.) - minimizes conduction loss at full load, improving efficiency especially at 12 V–24 V input. |
| Switching Frequency | 200 kHz–2 MHz (adjustable) - allows trade-off between EMI filtering size (low fSW) and inductor/capacitor footprint (high fSW). |
| Feedback Reference | 0.75 V ±1.3% (–40°C to +125°C) - enables precise output setting (e.g., 3.3 V with 1% resistors) across full temperature range. |
| Shutdown Current | 1 µA (typ.) - ensures negligible drain on backup batteries during system standby or fault lockout. |
Pinout & Package
LV14360SDDAR uses an 8-pin HSOIC package (4.89 mm × 3.9 mm) with exposed thermal pad (DDA variant) for low RθJC(bot) = 3.8°C/W - enabling high-power density without forced airflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 BOOT | Bootstrap supply for high-side gate driver | Connects 0.1-µF ceramic capacitor to SW; enables efficient high-side MOSFET turn-on in buck topology. |
| 2 VIN | Main input power supply | Accepts 4.3–60 V; requires low-ESR input capacitor placed close to minimize high-frequency noise and voltage spikes. |
| 3 EN | Enable control with precision threshold | Active-high input (1.2 V threshold); internal 1-µA pullup allows floating-enable; supports external UVLO hysteresis via resistor divider. |
| 4 RT/SYNC | Frequency programming or sync input | Configurable: resistor-to-GND sets fSW, or external clock (250 kHz–2 MHz) synchronizes switching to system timing source. |
| 5 FB | Feedback voltage sensing | Monitors output via resistor divider; internal 0.75-V reference enables accurate VOUT regulation independent of load/temperature. |
| 6 SS | Soft-start timing control | Accepts external capacitor (e.g., 100 nF → ~33 ms ramp) to limit inrush current and prevent output overshoot at startup. |
| 7 GND | Power and signal ground reference | Common return path; must be connected to PCB ground plane and tied to thermal pad for optimal thermal performance. |
| 8 SW | Switch node output | Drives external inductor; high dv/dt node requiring tight layout and minimized loop area to reduce EMI and ringing. |
Key Features
| Feature | Design Value |
|---|---|
| Internal compensation | Eliminates need for external compensation network - reduces BOM count and design iteration time for stable loop response. |
| Adjustable soft-start (SS pin) | Enables user-defined output voltage ramp rate via external capacitor - prevents inrush into downstream capacitive loads or LDOs. |
| High-duty-cycle support (~90%) | Permits operation with small VIN–VOUT differential (e.g., 5.5 V → 5 V), extending usable input range in dropout conditions. |
| Thermal & OVP protection | Auto-shutdown at 170°C junction temp and >107% VOUT; recovery after cooldown/hysteresis - protects IC and load under fault conditions. |
| Precision enable with UVLO hysteresis | EN pin supports system-level undervoltage lockout tuning using two external resistors - improves reliability in brownout-prone environments. |
Applications
| Industrial Power Supplies | Communications Equipment |
|---|---|
|
Use Scenario: Distributed 24 V/48 V DC bus powering PLC I/O modules, motor drivers, and field sensors in factory automation. IC Role / Device Role / Timing Role: Primary step-down regulator converting unregulated rail to stable 3.3 V or 5 V for microcontrollers and interface ICs. Use Value: Wide 4.3–60 V input accommodates line transients and aging batteries; 300-µA IQ extends runtime in battery-backed controllers. |
Use Scenario: Intermediate bus conversion in optical line cards, baseband units, and Ethernet switches with strict thermal limits. IC Role / Device Role / Timing Role: Point-of-load (POL) regulator delivering 3 A at 1.2 V or 1.8 V to FPGAs and SERDES transceivers. Use Value: Synchronization capability aligns switching edges with system clock - reducing beat frequencies and easing EMI filter design. |
| General Purpose Wide VIN Regulation | Battery-Powered Systems |
|
Use Scenario: Universal input adapter supporting 12 V, 24 V, and 48 V sources in test equipment, portable instrumentation, and medical devices. IC Role / Device Role / Timing Role: Single-chip buck converter replacing discrete solutions - simplifying design while meeting safety isolation requirements. Use Value: Internal 155-mΩ MOSFET and optimized thermal pad enable 3 A output in compact HSOIC-8 without heatsink or airflow. |
Use Scenario: Long-life sensor nodes powered by Li-ion or 4xAA alkaline batteries, requiring ultra-low standby consumption. IC Role / Device Role / Timing Role: Main system regulator managing wake/sleep transitions and sequencing peripheral power rails. Use Value: 1-µA shutdown current and precision enable allow deep-sleep states with minimal self-discharge - extending shelf life beyond 5 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164QDDARQ1 | Automotive-grade (AEC-Q100), 65 V max input, 1 A output, 100 µA IQ - lower current, higher VIN rating, no soft-start pin. | Suitable for automotive body electronics but lacks LV14360SDDAR's 3 A capability and SS pin for controlled ramp-up. | Select LM5164QDDARQ1 only when AEC-Q100 qualification and extended temperature range (–40°C to +150°C) are mandatory. |
| TPS54360DDAR | Same 60 V/3 A rating, 145-mΩ RDS(on), but uses voltage-mode control, no internal compensation, and requires external RC network. | Higher design complexity due to external compensation; less suitable for rapid prototyping or space-constrained layouts. | Choose TPS54360DDAR only if voltage-mode control is required for specific noise immunity needs or legacy design reuse. |
Compared with LM5164QDDARQ1 and TPS54360DDAR, the LV14360SDDAR offers superior integration (internal compensation, SS pin, precision enable), lower light-load IQ (300 µA vs. 100 µA or 140 µA), and consistent 3-A capability - making it optimal for industrial and battery-critical designs where ease-of-use and efficiency across load range matter most.
Availability
LV14360SDDAR is available at Aetrix Electronics and suitable for industrial power supplies, communications equipment, and battery-powered systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LV14360SDDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies - serving industrial, automotive, and communications markets since 1930.
The LV14360SDDAR belongs to TI's LV143xx family of wide-input buck converters, designed specifically for reliable, high-efficiency DC-DC conversion in harsh environments with minimal external components.
FAQ
What is the maximum input voltage rating for the LV14360SDDAR?
The LV14360SDDAR has an absolute maximum input voltage rating of 65 V on the VIN pin, with recommended operating range from 4.3 V to 60 V. Operation above 60 V risks exceeding safe operating area limits and may trigger overvoltage protection or damage the integrated high-side MOSFET. Always observe derating guidelines per TI's SNVSAZ1A datasheet Section 7.1.
Does the LV14360SDDAR require external compensation components?
No, the LV14360SDDAR features fully internal loop compensation - eliminating the need for external Type-II or Type-III compensation networks. This simplifies design, reduces bill-of-materials cost, and ensures stable operation across common output capacitor types (e.g., ceramic, polymer) without tuning. Verified in TI's application note SLVAE52.
How does the soft-start function work on the LV14360SDDAR?
The LV14360SDDAR uses an internal 3-µA current source to charge an external capacitor (CSS) connected from the SS pin to GND. The resulting voltage ramp controls the FB reference, linearly increasing output voltage over time - e.g., 100 nF yields ~33 ms soft-start. The internal soft-start resets automatically during shutdown or thermal fault events.
Can the LV14360SDDAR synchronize to an external clock, and what are the valid frequency ranges?
Yes, the LV14360SDDAR supports external clock synchronization via the RT/SYNC pin. Valid input clock frequencies range from 250 kHz to 2 MHz, with logic thresholds of 1.7 V (high) and 0.5 V (low). The device locks within 100 µs and maintains phase alignment - confirmed in Figure 8-6 through Figure 8-8 of the SNVSAZ1A datasheet.
What thermal performance can be expected from the LV14360SDDAR in its HSOIC-8 PowerPAD™ package?
In the DDA (HSOIC-8 with exposed thermal pad) package, the LV14360SDDAR achieves RθJC(bot) = 3.8°C/W and RθJA = 42.5°C/W with standard 2-layer PCB layout (2 oz copper, 1-in² thermal pad). At 3 A load and 24 V input, junction temperature rise remains below 65°C - enabling full-rated output without forced air or heatsink under typical ambient conditions.
LV14360SDDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.3V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 50V
- Current - Output:
- 3A
- Frequency - Switching:
- 200kHz ~ 2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
LV14360SDDAR FAQ
1.How can I place an order for LV14360SDDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for LV14360SDDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LV14360SDDAR reliable?
The price and inventory of LV14360SDDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LV14360SDDAR is usually 5 days.
3.What payment methods are accepted for LV14360SDDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LV14360SDDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LV14360SDDAR?
LV14360SDDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LV14360SDDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LV14360SDDAR?
For technical support, including LV14360SDDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LV14360SDDAR requirements.
6.How does Aetrix verify that LV14360SDDAR is sourced from the original manufacturer or authorized distributors?
All LV14360SDDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LV14360SDDAR meets industry standards.
7.What is the process for return or replacement of LV14360SDDAR?
All LV14360SDDAR units undergo pre-shipment inspection (PSI). If there is an issue with LV14360SDDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LV14360SDDAR part is unused and in its original packaging.
Return procedure for LV14360SDDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LV14360SDDAR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

