onsemi LV59018M-TLM-H
- Part No.:
- LV59018M-TLM-H
- Manufacturer:
- onsemi
- Package:
- 8-SOIC (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LV59018M-TLM-H.pdf
- Description:
- IC REG LINEAR 1.8V 1A 8MFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LV59018M-TLM-H from SANYO Semiconductor is a 1.8V fixed-output LDO regulator with dual input supplies (VIN1/VIN2), active-high ON/OFF control via CTL pin, 1A output capability at VIN ≥ 2.8V, and ultra-low 1μA standby current. It integrates overcurrent and thermal protection and targets power-sensitive embedded systems requiring stable low-voltage bias.
For engineers reviewing the LV59018M-TLM-H datasheet, pinout, applications, or equivalent options, key selection factors include its dual-input architecture, 1.8V ±1.8% output accuracy over temperature, 0.4V dropout at 0.3A, 65dB ripple rejection at 1kHz, and MFP8 (200mil) surface-mount package compatibility.
Technical Context
The LV59018M-TLM-H employs Bi-CMOS process technology to achieve low quiescent current (110–160μA active, ≤1μA standby) while maintaining tight output regulation. Its dual-input design allows independent connection of signal- and power-system rails, with internal bandgap reference and current-limit circuitry enabling robust load transient response.
Thermal shutdown activates at junction temperatures exceeding safe operating limits, and overcurrent protection operates via foldback limiting. The CTL pin accepts TTL/CMOS-compatible logic levels (VCTLH ≥ 1.5V, VCTLL ≤ 0.3V) to enable/disable regulation without external pull-up/down components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 1.8V ±1.8% (1.767–1.836V at 10mA, –30°C to +85°C) |
| Max output current | 1A continuous (requires VIN1/VIN2 ≥ 2.8V) |
| Dropout voltage | 0.4V at 0.3A; 1.0V at 1A - defines minimum headroom for regulation |
| Standby current | ≤1μA when CTL = Low - enables deep power-down in battery systems |
| Ripple rejection | 65dB at 1kHz, 1Vpp input - suppresses switching noise from upstream DC/DC converters |
| Load regulation | 10–50mV over 5mA–1A load - ensures stable rail under dynamic CPU/peripheral loads |
| Line regulation | 10–50mV over VIN = 1.9–6V - maintains accuracy across wide input range |
Pinout & Package
MFP8 (200mil) 8-pin molded flat package with exposed radiation pad (GND-connected or floating per layout); 5.0mm × 4.4mm footprint, 1.7mm max height; RoHS-compliant lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VIN1 | Power system supply input | Primary high-current input rail; must be ≥2.8V for full 1A output |
| 2 - NC | No connect | Internally unconnected; leave unpopulated or float |
| 3 - VIN2 | Signal system supply input | Secondary input for noise-isolated bias; shares regulation path with VIN1 |
| 4 - CTL | Active-high enable control | Drives internal pass transistor gate; ≥1.5V enables output, ≤0.3V disables |
| 5 - NC | No connect | Internally unconnected; leave unpopulated or float |
| 6 - VO | Regulated 1.8V output | Delivers up to 1A; requires ≥4.7μF ceramic output capacitor for stability |
| 7 - NC | No connect | Internally unconnected; leave unpopulated or float |
| 8 - GND | Ground reference | Common return for all inputs, control, and output; connects to radiation pad |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent input rails | VIN1 and VIN2 accept separate power domains (e.g., main supply + low-noise signal rail), reducing coupling between noisy and sensitive subsystems |
| Ultra-low standby current | ≤1μA shutdown current enables multi-year battery life in always-on sensor nodes and real-time clocks |
| Integrated protection | Thermal shutdown and current-limiting prevent damage during overload or ambient temperature excursions beyond –30°C to +85°C |
| Tight output accuracy | ±1.8% initial tolerance and ±100ppm/°C tempco ensure reliable logic-level compliance for 1.8V I/O interfaces |
| High PSRR at 1kHz | 65dB ripple rejection minimizes conducted noise from switch-mode power supplies feeding the LDO input |
Applications
| Mobile Baseband Processors | Industrial PLC I/O Modules |
|---|---|
Use Scenario: Powering core logic and memory interfaces in 3G/4G baseband SoCs requiring clean, tightly regulated 1.8V rails. IC Role / Device Role / Timing Role: Primary 1.8V LDO supplying processor I/O banks and DDR termination voltage. Use Value: 65dB PSRR and <50mV load regulation maintain signal integrity during burst data transfers and clock domain crossings. | Use Scenario: Providing isolated 1.8V bias to analog front-end ADCs and digital isolators in programmable logic controller modules. IC Role / Device Role / Timing Role: Signal-path LDO decoupling sensitive measurement circuits from shared 3.3V/5V system rails. Use Value: Dual-VIN architecture allows VIN2 to be fed from a filtered low-noise source, reducing analog measurement error by >12dB. |
| Automotive Infotainment Displays | Medical Portable Diagnostic Sensors |
Use Scenario: Supplying 1.8V to display driver ICs and touch controller ASICs in automotive-grade infotainment head units. IC Role / Device Role / Timing Role: Secondary LDO delivering low-noise power to timing-critical pixel clock buffers and MIPI D-PHY receivers. Use Value: 1μA standby current supports fast wake-from-sleep modes while meeting ISO 16750-2 cold-cranking voltage drop requirements. | Use Scenario: Biasing low-power biosensor signal chains (ECG, SpO₂) in battery-operated handheld diagnostic tools. IC Role / Device Role / Timing Role: Ultra-low-quiescent LDO powering precision op-amps and SAR ADC references. Use Value: ≤1μA shutdown current extends single-CR2032 battery life to >18 months in intermittent-use clinical devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0518PDBVR | Single-input (VIN only), 1.8V output, 200mA max, 0.25V dropout at 200mA, 25μA IQ | Limited to lower current; no dual-rail support; smaller SOT-23-5 package | Select when board space is critical and load current ≤200mA; not suitable for 1A applications. |
| XC6210B182MR-G | Single-input, 1.8V output, 1A max, 0.35V dropout at 1A, 1.5μA standby, SOT-25 package | Lacks dual-VIN architecture and CTL pin; uses active-low EN; no integrated thermal shutdown | Choose for cost-sensitive 1A designs where dual-supply isolation is unnecessary and external thermal monitoring exists. |
Compared with LV59018M-TLM-H, TPS7A0518PDBVR offers smaller size but insufficient current drive, while XC6210B182MR-G matches output current and standby current but omits dual-input flexibility and integrated thermal protection - making LV59018M-TLM-H preferable for thermally constrained, multi-rail embedded systems.
Availability
LV59018M-TLM-H is available at Aetrix Electronics and suitable for mobile baseband processors, industrial PLC I/O modules, and automotive infotainment displays requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for LV59018M-TLM-H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
SANYO Semiconductor Co., Ltd. was a Japanese semiconductor manufacturer specializing in analog and power management ICs before its acquisition by ON Semiconductor in 2013; legacy products maintain industrial-grade reliability and documentation continuity.
The LV59018M-TLM-H belongs to SANYO's Bi-CMOS LDO regulator family designed for high-efficiency, low-noise power delivery in portable and embedded systems where dual-input separation and ultra-low standby current are critical.
FAQ
What is the maximum allowable input voltage for LV59018M-TLM-H?
The LV59018M-TLM-H supports absolute maximum input voltage of 6.2V on both VIN1 and VIN2 pins. Operation above this level risks permanent damage. For reliable long-term use, keep VIN1 and VIN2 within the recommended range of 1.9V to 6.0V, especially when delivering 1A output current.
Can LV59018M-TLM-H operate with only one input supply connected?
Yes, LV59018M-TLM-H can operate using either VIN1 or VIN2 alone, though both are designed to be connected for optimal performance. If only one is used, ensure it meets the minimum 2.8V requirement for full 1A output capability and that the unused pin is left open (not shorted or grounded).
What is the purpose of the radiation pad on the LV59018M-TLM-H package?
The radiation pad on the LV59018M-TLM-H is a high-impedance substrate connection point. Per SANYO's recommendation, it should be connected to GND for improved thermal dissipation and EMI suppression, or left unconnected (open) if thermal constraints permit. It must never be tied to a voltage rail other than GND.
Does LV59018M-TLM-H require an external output capacitor, and what value is recommended?
Yes, LV59018M-TLM-H requires a minimum 4.7μF ceramic output capacitor placed close to the VO and GND pins for stability. A 10μF capacitor is recommended for improved transient response and ripple suppression. Use X5R or X7R dielectrics with low ESR (<100mΩ) and ensure proper PCB layout with short, wide traces.
How does the CTL pin behavior affect system power sequencing?
The CTL pin on LV59018M-TLM-H is active-high: applying ≥1.5V enables the output, while ≤0.3V disables it, reducing current draw to ≤1μA. This allows precise control of power-up/down sequencing in multi-rail systems - for example, enabling LV59018M-TLM-H only after primary supplies stabilize - without requiring external MOSFETs or sequencers.
LV59018M-TLM-H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-SOIC (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MFP
LV59018M-TLM-H FAQ
1.How can I place an order for LV59018M-TLM-H through Aetrix?
Please submit a Request for Quotation (RFQ) for LV59018M-TLM-H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LV59018M-TLM-H reliable?
The price and inventory of LV59018M-TLM-H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LV59018M-TLM-H is usually 5 days.
3.What payment methods are accepted for LV59018M-TLM-H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LV59018M-TLM-H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LV59018M-TLM-H?
LV59018M-TLM-H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LV59018M-TLM-H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LV59018M-TLM-H?
For technical support, including LV59018M-TLM-H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LV59018M-TLM-H requirements.
6.How does Aetrix verify that LV59018M-TLM-H is sourced from the original manufacturer or authorized distributors?
All LV59018M-TLM-H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LV59018M-TLM-H meets industry standards.
7.What is the process for return or replacement of LV59018M-TLM-H?
All LV59018M-TLM-H units undergo pre-shipment inspection (PSI). If there is an issue with LV59018M-TLM-H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LV59018M-TLM-H part is unused and in its original packaging.
Return procedure for LV59018M-TLM-H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LV59018M-TLM-H Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

