My Inquiry
My Account
Texas Instruments M0G3105QDGS20RQ1
- Part No.:
- M0G3105QDGS20RQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 20-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
M0G3105QDGS20RQ1.pdf
- Description:
- AUTOMOTIVE 80MHZ ARM CORTEX M0+
- Quantity:
- Payment:
- Shipping:
Inventory:3,792
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0G3105QDGS20RQ1 from Texas Instruments is an automotive-grade Arm® Cortex®-M0+ microcontroller with CAN-FD interface, 32KB flash, 16KB SRAM, dual 12-bit 4Msps ADCs (6-channel), and AEC-Q100 Grade 1 qualification for operation from –40°C to 125°C. It integrates AES-128/256 encryption, TRNG, CRC, and supports low-power STANDBY mode at 1.5µA with RTC and SRAM retention - deployed in vehicle occupancy detection and door handle modules.
For engineers reviewing the M0G3105QDGS20RQ1 datasheet, M0G3105QDGS20RQ1 pinout, M0G3105QDGS20RQ1 application, or M0G3105QDGS20RQ1 equivalent, key selection criteria include its 20-pin VSSOP package, CAN-FD + 3 UART + 2 I²C + 1 SPI interface count, ASIL B functional safety certification, and verified support for automotive body electronics requiring compact footprint and extended temperature resilience.
Technical Context
The M0G3105QDGS20RQ1 implements a single-core Arm Cortex-M0+ CPU running up to 80MHz with MPU, paired with a dedicated ultra-low-power clock domain (ULPCLK) governing ADCs, timers, and RTC. Its peripheral set is constrained by the 20-pin VSSOP: only 16 GPIOs, 6 ADC input channels (A0_0–A0_3, A1_2, A1_3), no GPAMP, and reduced communication interfaces - three UARTs (UART0/1/3), two I²C, one SPI, and one CAN-FD controller.
Power management includes RUN (101µA/MHz), SLEEP (40µA/MHz), STOP (190µA @4MHz), STANDBY (1.5µA w/ RTC & SRAM), and SHUTDOWN (80nA w/ IO wake-up). The device uses internal SYSOSC (±1.2%), PLL, LFOSC (±3%), and supports external HFXT/LFXT - all validated under AEC-Q100 Grade 1 conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 80MHz max, with MPU and SWD debug |
| Memory | 32KB flash with ECC, 16KB SRAM with hardware parity |
| ADC | Dual 12-bit 4Msps converters; 6 external channels (A0_0–A0_3, A1_2, A1_3) |
| Interfaces | CAN-FD, 3 UART, 2 I²C (FM+, 1Mbit/s), 1 SPI (32Mbit/s) |
| Operating Range | –40°C to 125°C, 1.62V–3.6V supply, AEC-Q100 Grade 1 qualified |
| Safety | ISO 26262 ASIL B certified (TÜV), systematic capability and hardware integrity up to ASIL B |
| Low-Power Modes | STANDBY: 1.5µA with RTC, SRAM, CPU state retained; SHUTDOWN: 80nA with IO wake-up |
Pinout & Package
Package: 20-pin VSSOP (5.1mm × 4.9mm), 0.5mm pitch, wettable flanks option available. Pin count and analog channel count are reduced versus larger variants - optimized for space-constrained automotive sensors and actuators.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS, VCORE | Power rails | Separate analog/digital core supplies; VCORE requires external LDO regulation |
| NRST | Reset input | Active-low asynchronous reset with internal pull-up; supports external debounced reset |
| PA0 / PA1 | UART0 TX/RX (BSL default) | Primary debug and firmware update interface; 5V-tolerant open-drain I/O |
| PA19 / PA20 | SWDIO / SWCLK | 2-pin serial wire debug; enables full programming, trace, and real-time debugging |
| PA27 / PA26 | A0_0 / A0_1 (ADC0) | Analog inputs tied to internal 12-bit ADC0; support simultaneous sampling with ADC1 |
| PA24 / PA25 | A0_3 / A0_2 (ADC0) | Additional ADC0 inputs; share same reference (VREF+/VREF−) and sampling clock |
| PA17 / PA18 | A1_2 / A1_3 (ADC1) | Analog inputs for second 12-bit ADC1; enable independent or synchronized conversion |
| PA12 / PA13 | CAN_TX / CAN_RX | Dedicated differential CAN-FD physical layer interface; compliant with ISO 11898-1 |
| PA9 / PA10 / PA11 | UART1 RX/TX, UART0 RX | Secondary UART for LIN or diagnostics; high-drive I/O supports 10mA sink/source |
| PA22 / PA23 | A0_7 / VREF+ | A0_7 is ADC0 input; VREF+ sets shared 1.4V/2.5V reference for both ADCs and GPAMP (not present on this variant) |
| PA21 | VREF− | ADC reference ground; must be decoupled near VREF+ and analog inputs |
| PA5 / PA6 | HFXIN / HFXOUT | Connects to external 4–48MHz crystal or oscillator for high-accuracy system clock |
| PA2 / PA3 / PA4 | ROSC / LFXIN / LFXOUT | Supports 32kHz external crystal for RTC; ROSC enables internal low-frequency RC oscillator |
Key Features
| Feature | Design Value |
|---|---|
| ASIL B Functional Safety Certification | TÜV-certified per ISO 26262 for systematic and hardware integrity - reduces safety case development effort in automotive ECU designs |
| Dual Simultaneous Sampling ADCs | Two independent 12-bit 4Msps ADCs with up to 6 total external channels on 20-pin package - enables synchronized current/voltage sensing in motor control |
| CAN-FD + Triple UART Support | Single CAN-FD controller plus three UARTs (one supporting LIN) - meets gateway and sensor node requirements without external transceivers or bridges |
| Ultra-Low-Power STANDBY Mode | 1.5µA with RTC, SRAM, and CPU state retention - extends battery life in always-on vehicle occupancy or proximity modules |
| Hardware Security Peripherals | AES-128/256, TRNG, and CRC-16/32 integrated - enables secure boot, encrypted firmware updates, and data integrity verification |
Applications
| Vehicle Occupancy Detection | Door Handle Module |
|---|---|
Use Scenario: Detecting presence and position of occupants using capacitive or IR sensor arrays in seats and pillars. IC Role / Device Role / Timing Role: MCU reads multi-channel analog sensor data via dual ADCs, runs occupancy algorithm, and communicates status over CAN-FD to body control module. Use Value: 6 ADC channels and CAN-FD enable real-time, low-latency occupancy reporting with <10ms end-to-end response - critical for airbag deployment logic. | Use Scenario: Proximity-based unlocking via capacitive touch or radar in exterior door handles. IC Role / Device Role / Timing Role: Processes analog sensor inputs, manages low-power wake-up from SHUTDOWN mode (<80nA), and drives secure authentication over CAN-FD. Use Value: SHUTDOWN mode with IO wake-up allows immediate response to handle touch while maintaining <1µA average system current - extending 12V battery life beyond 10 years. |
| Kick-to-Open Module | Steering Wheel Controls |
Use Scenario: Detecting foot motion beneath rear bumper to trigger liftgate opening in hands-free access systems. IC Role / Device Role / Timing Role: Samples analog signals from PIR or ultrasonic sensors, filters noise in real time, and sends command via CAN-FD to power liftgate actuator. Use Value: Dual ADCs with hardware averaging achieve 14-bit effective resolution at 250ksps - enabling reliable motion discrimination in noisy automotive environments. | Use Scenario: Reading multi-button resistive or capacitive controls on steering wheel for audio, cruise, and infotainment functions. IC Role / Device Role / Timing Role: Scans up to 16 GPIOs as analog or digital inputs, debounces switches, and transmits commands over UART or CAN-FD to head unit. Use Value: 16 GPIOs in 20-pin VSSOP provide direct connection to all common steering wheel switches - eliminating external multiplexers and reducing BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M0G3105QDGS28RQ1 | 28-pin VSSOP, adds 4 GPIOs and 5 ADC channels (11 total), retains identical core, memory, and peripheral IP | Supports more complex sensor fusion or additional switch inputs without changing firmware architecture | Select when board layout allows larger 28-pin footprint and >6 analog inputs are required |
| MSPM0G3105RHA | Non-automotive variant (no AEC-Q100, –40°C to 105°C), same 20-pin VSSOP pinout and peripherals | Not qualified for safety-critical automotive use; suitable for industrial or consumer prototypes | Select only for pre-validation or non-automotive applications where cost and qualification overhead must be minimized |
Compared with M0G3105QDGS28RQ1 and MSPM0G3105RHA, the M0G3105QDGS20RQ1 delivers the smallest qualified automotive footprint with guaranteed ASIL B compliance - making it optimal for space-limited, safety-aware modules where 6 ADC channels and 16 GPIOs meet functional requirements.
Availability
M0G3105QDGS20RQ1 is available at Aetrix Electronics and suitable for automotive body electronics, door handle modules, and vehicle occupancy detection systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M0G3105QDGS20RQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for automotive, industrial, personal electronics, and enterprise systems.
The MSPM0G310x-Q1 product line targets cost-optimized, functional-safety-compliant automotive MCUs with integrated analog front-ends - designed specifically for body electronics, lighting, and electromechanical control nodes demanding AEC-Q100 Grade 1 and ASIL B certification.
FAQ
What is the maximum operating frequency of the M0G3105QDGS20RQ1?
The M0G3105QDGS20RQ1 features an Arm Cortex-M0+ CPU with a maximum operating frequency of 80MHz, achieved using the internal PLL driven by the SYSOSC or external HFXT. This frequency is fully supported across the entire –40°C to 125°C temperature range and 1.62V–3.6V supply voltage window, as validated under AEC-Q100 Grade 1 test conditions.
Does the M0G3105QDGS20RQ1 include a general-purpose amplifier (GPAMP)?
No, the M0G3105QDGS20RQ1 does not include a general-purpose amplifier. While the broader MSPM0G310x family specifies GPAMP support, the 20-pin VSSOP variant (M0G3105QDGS20RQ1) omits this peripheral - confirmed by the device comparison table and absence of GPAMP_IN+/GPAMP_OUT signal assignments in its pin attributes. Other variants like M0G3105QPMRQ1 retain GPAMP.
How many ADC channels are available on the M0G3105QDGS20RQ1?
The M0G3105QDGS20RQ1 provides six external ADC input channels: A0_0, A0_1, A0_2, A0_3 (connected to ADC0), and A1_2, A1_3 (connected to ADC1). This is explicitly documented in Table 5-1 (Device Comparison) and verified in the pin attributes table, where only these six pins are assigned analog input functions in the 20-pin VSSOP configuration.
Is the M0G3105QDGS20RQ1 pin-compatible with other MSPM0G310x-Q1 devices?
No, the M0G3105QDGS20RQ1 is not pin-compatible with other MSPM0G310x-Q1 devices. Its 20-pin VSSOP package has a unique pinout distinct from 28-pin, 32-pin, 48-pin, and 64-pin variants. Signal mapping differs significantly - for example, CAN_TX/CAN_RX appear on PA12/PA13 in the 20-pin version but on different pins in larger packages. PCB redesign is required for migration.
What debug interface does the M0G3105QDGS20RQ1 support?
The M0G3105QDGS20RQ1 supports 2-pin Serial Wire Debug (SWD) via dedicated PA19 (SWDIO) and PA20 (SWCLK) pins. This interface enables full JTAG-equivalent functionality including flash programming, real-time variable inspection, breakpoint setting, and trace - all compliant with ARM CoreSight standards and supported by TI's Code Composer Studio and UniFlash tools.
M0G3105QDGS20RQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 20-TFSOP (0.118", 3.00mm Width)
- Series:
- MSPM0 G
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, TRNG, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 6x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M0G3105QDGS20RQ1 FAQ
1.How can I place an order for M0G3105QDGS20RQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0G3105QDGS20RQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0G3105QDGS20RQ1 reliable?
The price and inventory of M0G3105QDGS20RQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0G3105QDGS20RQ1 is usually 5 days.
3.What payment methods are accepted for M0G3105QDGS20RQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0G3105QDGS20RQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0G3105QDGS20RQ1?
M0G3105QDGS20RQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0G3105QDGS20RQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0G3105QDGS20RQ1?
For technical support, including M0G3105QDGS20RQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0G3105QDGS20RQ1 requirements.
6.How does Aetrix verify that M0G3105QDGS20RQ1 is sourced from the original manufacturer or authorized distributors?
All M0G3105QDGS20RQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0G3105QDGS20RQ1 meets industry standards.
7.What is the process for return or replacement of M0G3105QDGS20RQ1?
All M0G3105QDGS20RQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0G3105QDGS20RQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0G3105QDGS20RQ1 part is unused and in its original packaging.
Return procedure for M0G3105QDGS20RQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0G3105QDGS20RQ1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
