Texas Instruments M0G3105QRHBRQ1
- Part No.:
- M0G3105QRHBRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
M0G3105QRHBRQ1.pdf
- Description:
- Automotive, 80MHz Arm M0+ MCU
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0G3105QRHBRQ1 from Texas Instruments is an automotive-grade Arm® Cortex®-M0+ microcontroller with CAN-FD interface, 32KB flash, 16KB SRAM, dual 12-bit 4Msps ADCs (11 external channels), and AEC-Q100 Grade 1 qualification for operation from –40°C to 125°C. It delivers functional safety support up to ASIL B and targets body electronics, gateway, and motor control modules requiring integrated analog, low-power operation, and robust communication.
For engineers reviewing the M0G3105QRHBRQ1 datasheet, M0G3105QRHBRQ1 pinout, M0G3105QRHBRQ1 application, or M0G3105QRHBRQ1 equivalent, key selection criteria include its 32-pin VQFN (5mm × 5mm) package, CAN-FD + four UARTs + two I²C + two SPI interfaces, ultra-low-power STANDBY mode (1.5µA), and hardware ECC/parity for safety-critical firmware and data integrity.
Technical Context
The M0G3105QRHBRQ1 implements an Arm Cortex-M0+ core at up to 80MHz with MPU, integrated 7-channel DMA, and dual independent 12-bit ADCs supporting simultaneous sampling and hardware averaging for 14-bit effective resolution at 250ksps. Its clock system combines SYSOSC (±1.2%), PLL, HFXT/LFXT, and LFOSC (±3%) for flexible timing across operating modes.
Safety architecture includes ISO 26262 ASIL B certification by TÜV, built-in ECC on flash and parity on SRAM, CRC-16/32, TRNG, and AES-128/256 encryption. Power management supports five low-power states - RUN (101µA/MHz), SLEEP (40µA/MHz), STOP (190µA @4MHz), STANDBY (1.5µA with RTC/SRAM retention), and SHUTDOWN (80nA with IO wake-up).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 80MHz max - enables real-time deterministic control in automotive body and gateway applications. |
| Flash / SRAM | 32KB flash with ECC + 16KB SRAM with parity - ensures code/data integrity for ASIL B-compliant firmware execution. |
| ADC Performance | Dual 12-bit, 4Msps, 11 external channels - supports high-speed sensor acquisition in motor control and occupancy detection. |
| Operating Temp | –40°C to +125°C - meets AEC-Q100 Grade 1 requirements for under-hood and cabin-mounted automotive modules. |
| Supply Voltage | 1.62V to 3.6V - compatible with wide-range automotive power rails including post-regulated 3.3V and 2.5V domains. |
| Low-Power STANDBY | 1.5µA with RTC, SRAM, CPU state retained - enables always-on wake-up capability in door handle or kick-to-open systems. |
| CAN Interface | CAN-FD (up to 5Mbps) + CAN 2.0A/B - provides high-bandwidth, time-triggered communication for vehicle network gateways and ECUs. |
Pinout & Package
Package: 32-pin VQFN (RHB), 5mm × 5mm, wettable flanks option available. Thermal pad on underside for enhanced thermal dissipation in compact automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NRST | Active-low reset input | Asynchronous hardware reset with internal pull-up; required for safe boot initialization and fault recovery. |
| VDD / VSS / VCORE | Power supply terminals | VDD (1.62–3.6V), VSS (ground), VCORE (core regulator output) - decoupling critical for noise immunity in automotive EMI environments. |
| PA19 / PA20 | SWDIO / SWCLK | 2-pin Serial Wire Debug interface - enables non-intrusive firmware debug, programming, and trace without dedicated JTAG pins. |
| PA26 / PA27 | CAN_TX / CAN_RX | Differential CAN-FD physical layer interface - connects directly to external CAN transceiver (e.g., TCAN1042-Q1) for vehicle network integration. |
| PA21 / PA23 | VREF− / VREF+ | Configurable internal voltage reference inputs - supports precise ADC calibration and GPAMP biasing in analog signal chains. |
| PA0 / PA1 | UART0_TX / UART0_RX | Primary debug and LIN-compatible serial interface - operates in STANDBY mode for low-power diagnostics and bootloader communication. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL B Certification | TÜV-certified per ISO 26262 - reduces functional safety validation effort for automotive body control modules. |
| Dual Simultaneous ADCs | Two 12-bit, 4Msps converters with 11 shared external channels - enables synchronized current/voltage sensing in motor inverters. |
| Hardware-Accelerated Crypto | AES-128/256 + TRNG + CRC-16/32 - secures firmware updates and authenticates ECUs in OTA-capable vehicle architectures. |
| Ultra-Low-Power STANDBY | 1.5µA with RTC, SRAM, and registers retained - allows persistent context retention during vehicle sleep mode without external backup power. |
| Flexible Clock System | SYSOSC (±1.2%), PLL, HFXT/LFXT, LFOSC (±3%) - supports fail-safe clock monitoring and dynamic frequency scaling across operating conditions. |
Applications
| Automotive Body Electronics | Steering Wheel Systems |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirrors, and interior lighting in modern vehicle platforms. IC Role / Device Role / Timing Role: Main MCU executing body control logic, managing LIN/CAN messaging, and acquiring switch/sensor inputs via GPIO and ADC. Use Value: Integrated CAN-FD and four UARTs enable seamless integration into multi-bus vehicle networks while reducing external component count. | Use Scenario: Real-time processing of multifunction button presses, haptic feedback, and capacitive touch sensors on steering wheels. IC Role / Device Role / Timing Role: Low-latency interrupt-driven controller with fast ADC sampling and GPIO debouncing for responsive user interaction. Use Value: 1.5µA STANDBY mode preserves battery life during vehicle off-state while enabling instant wake-up on button press or CAN activity. |
| Door Handle Modules | Kick-to-Open Modules |
Use Scenario: Proximity-based entry systems using capacitive or radar sensors to detect hand approach and trigger unlocking. IC Role / Device Role / Timing Role: Sensor fusion processor combining ADC inputs (capacitive sense), GPIO (RFID/NFC status), and CAN for secure actuation commands. Use Value: Hardware parity and ECC ensure reliable operation over 15+ year automotive lifecycles despite temperature cycling and EMI exposure. | Use Scenario: Foot-motion detection systems using time-of-flight or ultrasonic sensors to activate rear liftgate automatically. IC Role / Device Role / Timing Role: High-speed ADC acquisition (4Msps) and digital filtering engine for real-time motion signature analysis. Use Value: Dual ADCs with hardware averaging deliver 14-bit effective resolution at 250ksps - sufficient for sub-centimeter distance measurement accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSPM0G3105QDGS32RQ1 | Same core, memory, peripherals, and specs; differs only in 32-pin VSSOP (8.1mm × 4.9mm) package | Requires PCB redesign due to different footprint, pitch, and thermal pad absence - suited for through-hole prototyping or legacy board reuse | Select when VSSOP mechanical compatibility or manual soldering is prioritized over thermal performance or space-constrained layouts. |
| M0G3106QRHBRQ1 | Identical 32-pin VQFN package but with 64KB flash and 32KB SRAM - no change to pinout, timing, or peripheral configuration | Enables larger firmware images (e.g., AUTOSAR MCAL, OTA stack) without layout modification - ideal for scalable platform designs | Choose when future firmware expansion or ASW layer integration demands additional memory headroom within same board footprint. |
Compared with M0G3105QRHBRQ1, the VSSOP alternative offers mechanical flexibility at the cost of thermal performance, while the M0G3106QRHBRQ1 variant delivers immediate memory scalability without any hardware revision - both preserve identical peripheral functionality and safety certification.
Availability
M0G3105QRHBRQ1 is available at Aetrix Electronics and suitable for automotive body electronics, steering wheel systems, and door handle modules requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for M0G3105QRHBRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for automotive, industrial, and personal electronics markets.
The MSPM0G310x-Q1 product line delivers cost-optimized, ultra-low-power Arm Cortex-M0+ MCUs with integrated analog and CAN-FD for automotive body control, gateway, and comfort applications - designed to reduce system complexity and accelerate functional safety compliance.
FAQ
What is the maximum operating frequency of the M0G3105QRHBRQ1?
The M0G3105QRHBRQ1 features an Arm Cortex-M0+ CPU with a maximum operating frequency of 80MHz, achieved via its internal PLL. This frequency is fully supported across the specified operating temperature range (–40°C to +125°C) and supply voltage (1.62V to 3.6V), enabling deterministic real-time control in automotive applications such as motor drivers and gateway nodes. The M0G3105QRHBRQ1 maintains timing compliance under all recommended conditions per its datasheet specifications.
Does the M0G3105QRHBRQ1 support CAN-FD, and what data rates does it achieve?
Yes, the M0G3105QRHBRQ1 integrates a Controller Area Network interface compliant with both CAN 2.0 A/B and CAN-FD protocols. It supports bit rates up to 5Mbps in FD mode and up to 1Mbps in classical CAN mode. The peripheral includes dedicated TX/RX pins (PA26/PA27), message RAM buffering, and error handling logic - all validated for AEC-Q100 Grade 1 operation. This makes the M0G3105QRHBRQ1 suitable for high-throughput vehicle network gateways and domain controllers.
How many analog input channels does the M0G3105QRHBRQ1 support, and what is its ADC resolution?
The M0G3105QRHBRQ1 integrates two simultaneous-sampling 12-bit analog-to-digital converters (ADCs) with up to 11 external input channels. At 250ksps, hardware averaging yields 14-bit effective resolution. Each ADC supports programmable sampling windows, window comparison, and direct memory access via the 7-channel DMA controller - enabling precise current sensing, battery monitoring, and environmental sensing in automotive subsystems without external signal conditioning.
What low-power modes are available on the M0G3105QRHBRQ1, and what is the lowest current draw?
The M0G3105QRHBRQ1 supports five low-power modes: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. Its lowest active-retention mode is STANDBY, drawing just 1.5µA while retaining RTC operation, SRAM contents, CPU register state, and interrupt wake-up capability. In SHUTDOWN mode, current drops to 80nA with IO retention and wake-up enabled - meeting stringent automotive off-mode battery drain requirements for modules like door handles and occupancy sensors.
Is the M0G3105QRHBRQ1 qualified for automotive use, and what safety certifications does it hold?
Yes, the M0G3105QRHBRQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and ISO 26262 certified up to ASIL B by TÜV. It includes hardware-level safety mechanisms: flash ECC, SRAM parity, CRC accelerators, lockstep-capable peripherals, and systematic development documentation. These features collectively support functional safety requirements for automotive body electronics, gateway, and comfort systems - verified across silicon, firmware, and toolchain layers per TI's safety manual for the MSPM0G310x-Q1 family.
M0G3105QRHBRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- MSPM0G310x-Q1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, TRNG, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 11x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M0G3105QRHBRQ1 FAQ
1.How can I place an order for M0G3105QRHBRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0G3105QRHBRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0G3105QRHBRQ1 reliable?
The price and inventory of M0G3105QRHBRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0G3105QRHBRQ1 is usually 5 days.
3.What payment methods are accepted for M0G3105QRHBRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0G3105QRHBRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0G3105QRHBRQ1?
M0G3105QRHBRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0G3105QRHBRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0G3105QRHBRQ1?
For technical support, including M0G3105QRHBRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0G3105QRHBRQ1 requirements.
6.How does Aetrix verify that M0G3105QRHBRQ1 is sourced from the original manufacturer or authorized distributors?
All M0G3105QRHBRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0G3105QRHBRQ1 meets industry standards.
7.What is the process for return or replacement of M0G3105QRHBRQ1?
All M0G3105QRHBRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0G3105QRHBRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0G3105QRHBRQ1 part is unused and in its original packaging.
Return procedure for M0G3105QRHBRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0G3105QRHBRQ1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

