Texas Instruments M0G3505QPTRQ1
- Part No.:
- M0G3505QPTRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
M0G3505QPTRQ1.pdf
- Description:
- AUTOMOTIVE 80MHZ ARM M0+ MCU WIT
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0G3505QPTRQ1 from Texas Instruments is an automotive-grade 32-bit Arm® Cortex®-M0+ microcontroller with CAN-FD interface, 32KB flash, 16KB SRAM, and operation up to 80MHz. It integrates dual 12-bit 4Msps ADCs (16-channel), one 12-bit DAC, three high-speed comparators, two zero-drift op-amps, and supports ASIL B functional safety for body electronics and gateway applications.
For engineers reviewing the M0G3505QPTRQ1 datasheet, M0G3505QPTRQ1 pinout, M0G3505QPTRQ1 application, or M0G3505QPTRQ1 equivalent, key selection criteria include AEC-Q100 Grade 1 qualification, 48-pin LQFP package with 44 GPIOs, CAN-FD + four UARTs + two I²C + two SPI interfaces, and ultra-low-power STANDBY mode (1.5µA with RTC and SRAM retention).
Technical Context
The M0G3505QPTRQ1 implements a memory protection unit (MPU) and 7-channel DMA controller to support deterministic real-time control in automotive subsystems. Its analog subsystem enables simultaneous sampling across two ADCs with hardware averaging for 14-bit effective resolution at 250ksps, plus configurable internal VREF (1.4V/2.5V) and programmable gain (up to 32×) on OPA0/OPA1.
Digital peripherals include two 16-bit advanced timers with deadband and complementary outputs (12 PWM channels), five general-purpose timers (one QEI-capable, two STANDBY-wakeup capable), and dual window-watchdog timers. The clock system combines SYSOSC (±1.2%), PLL (80MHz), LFXT/LFOSC, and HFXT for robust timing across temperature (–40°C to 125°C) and supply (1.62V–3.6V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 80MHz max - delivers deterministic real-time execution for motor control and sensor fusion in automotive ECUs. |
| Flash / SRAM | 32KB flash with ECC + 16KB SRAM with parity - ensures code/data integrity in safety-critical automotive environments. |
| ADC Performance | Two 12-bit 4Msps ADCs, 16 external channels, 14-bit effective resolution at 250ksps with hardware averaging - enables high-fidelity battery voltage/current sensing and position feedback. |
| CAN Interface | CAN-FD compliant (CAN 2.0 A/B + FD), 1Mbps base rate, 5Mbps fast data phase - supports high-bandwidth gateway communication between ADAS, body, and powertrain domains. |
| Power Modes | RUN: 101µA/MHz; STANDBY: 1.5µA (RTC + SRAM + CPU state retained); SHUTDOWN: 80nA with IO wake-up - extends battery life in always-on modules like door handles and occupancy detection. |
| Safety Certification | ISO 26262 ASIL B certified by TÜV; systematic capability and hardware integrity up to ASIL B - reduces functional safety validation effort for automotive body electronics designs. |
| Operating Range | –40°C to 125°C ambient, 1.62V–3.6V supply - meets AEC-Q100 Grade 1 requirements for under-hood and cabin-mounted automotive applications. |
Pinout & Package
48-pin LQFP (PT) package, 9mm × 9mm, 0.5mm pitch, with exposed thermal pad (not electrically connected). Pin count includes 44 GPIOs (2× 5V-tolerant open-drain, 2× high-drive 20mA, 5× high-speed), dedicated SWD debug (PA19/PA20), CAN_TX/RX (PA12/PA13), and analog inputs mapped to PA14–PA27, PB17–PB25.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA12 / CAN_TX | CAN-FD transmit output | Drives differential CANH/CANL bus via external transceiver; supports bit rates up to 5Mbps in FD mode. |
| PA13 / CAN_RX | CAN-FD receive input | Accepts differential CANH/CANL signals; integrated receiver with filtering and wakeup capability in STOP/STANDBY modes. |
| PA14 / A0_12 | ADC0 channel 12 input | Analog input for primary ADC; supports programmable gain stage and configurable reference (VREF+/VREF−). |
| PA15 / DAC_OUT | 12-bit 1Msps DAC output | Buffered analog output for closed-loop actuator control (e.g., LED dimming, valve positioning) without external op-amp. |
| PA19 / SWDIO | Serial Wire Debug I/O | 2-pin SWD interface for non-intrusive debugging, flash programming, and real-time trace in production and development. |
| PA20 / SWCLK | Serial Wire Debug clock | Clock input for SWD protocol; enables JTAG-less debug access with minimal PCB footprint and pin count. |
| PA21 / VREF− | Negative reference for analog peripherals | Shared reference node for ADC, DAC, COMP, OPA; configurable as ground or internal 1.4V/2.5V reference point. |
| PA23 / VREF+ | Positive reference for analog peripherals | Primary reference source for precision analog measurements; internally generated or externally driven for ratiometric accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL B Functional Safety Certification | TÜV-certified per ISO 26262 for systematic and hardware integrity - eliminates need for customer-level FMEDA for ASIL B subsystems. |
| Dual Simultaneous-Sampling ADCs | Two independent 12-bit 4Msps converters with 16-channel mux and hardware averaging - captures synchronized current/voltage waveforms for motor FOC without CPU overhead. |
| Zero-Drift Chopper Op-Amps | OPA0/OPA1 with 0.5µV/°C drift and integrated 32× programmable gain - enables high-accuracy shunt-based current sensing over full automotive temperature range. |
| Ultra-Low-Power STANDBY Mode | 1.5µA with 32kHz LFXT, RTC, SRAM, CPU state, and registers retained - supports instant wake-up for occupancy detection and proximity wake events. |
| CAN-FD + Multi-Protocol UARTs | One CAN-FD port + four UARTs (one LIN/IrDA/DALI/SmartCard/Manchester capable, three STANDBY-wakeup enabled) - consolidates gateway communication into single MCU. |
| Configurable Analog Interconnect | Programmable routing between ADC, DAC, OPAs, COMP, GPAMP, and VREF - enables flexible signal conditioning topologies without external components. |
Applications
| Automotive Body Control Module | Steering Wheel System |
|---|---|
Use Scenario: Centralized control of door locks, windows, mirrors, and interior lighting with LIN/CAN communication. IC Role / Device Role / Timing Role: Main MCU executing body ECU firmware, managing multi-protocol serial interfaces, and performing analog sensor acquisition (e.g., hall effect, potentiometer). Use Value: Integrated CAN-FD and four UARTs eliminate external protocol bridges; ASIL B certification accelerates ISO 26262 compliance for Class B systems. |
Use Scenario: Real-time processing of multifunction switch inputs, haptic feedback, and airbag sensor pre-processing in steering column assemblies. IC Role / Device Role / Timing Role: Safety-aware controller handling switch debouncing, torque feedback ADC sampling, and CAN-FD message forwarding to airbag control unit. Use Value: Dual ADCs sample torque and position sensors simultaneously; STANDBY mode (1.5µA) enables always-on proximity detection without draining 12V battery. |
| Door Handle Module | Kick-to-Open Module |
Use Scenario: Proximity detection and secure authentication (e.g., BLE companion + capacitive touch) for hands-free entry systems. IC Role / Device Role / Timing Role: Low-power host MCU managing capacitive sensing, RF interface, and secure boot with AES-256 encryption. Use Value: SHUTDOWN mode (80nA) with IO wake-up allows immediate response to handle grip; TRNG + AES-256 enable secure key generation and encrypted comms. |
Use Scenario: Vehicle rear bumper module detecting foot motion via ultrasonic or capacitive sensing to trigger tailgate opening. IC Role / Device Role / Timing Role: Edge AI-capable controller running motion-detection algorithms using ADC-sampled sensor data and timer-based pulse analysis. Use Value: Math accelerator (DIV/SQRT/MAC/TRIG) offloads FFT and filtering; 14-bit effective ADC resolution enables reliable signal discrimination in noisy environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M0G3506QPTRQ1 | 64KB flash, 32KB SRAM, same package/peripherals - doubles program memory and RAM capacity without layout change. | Required for larger firmware (e.g., OTA update stack + diagnostics + bootloader) or complex sensor fusion algorithms. | Select when firmware size exceeds 32KB or real-time multitasking requires >16KB heap/stack space. |
| SPC560B50L5 | Power Architecture e200z0h core, 64MHz, 512KB flash, 48KB RAM, CAN-FD, but no integrated high-speed ADC or op-amps. | Better suited for gateway routing tasks; lacks on-chip analog front-end for direct sensor interfacing. | Choose for pure CAN-FD routing/bridging where external ADCs/op-amps are already present; avoid if analog integration is required. |
Compared with M0G3505QPTRQ1, M0G3506QPTRQ1 offers scalable memory while retaining identical pinout and peripheral set, whereas SPC560B50L5 provides higher compute headroom but requires external analog signal conditioning - making M0G3505QPTRQ1 optimal for cost-sensitive, analog-intensive automotive body nodes.
Availability
M0G3505QPTRQ1 is available at Aetrix Electronics and suitable for automotive body electronics, steering wheel systems, and door handle modules requiring stable component supply, AEC-Q100 Grade 1 qualification, and long-term automotive lifecycle support.
Supply support for M0G3505QPTRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive ICs, with decades of automotive qualification expertise and broad ecosystem support.
The MSPM0G350x-Q1 product line targets cost-optimized, ultra-low-power automotive microcontrollers with integrated analog peripherals and functional safety - designed specifically for body electronics, lighting, and gateway applications demanding ASIL B compliance.
FAQ
What is the maximum operating frequency and core architecture of the M0G3505QPTRQ1?
The M0G3505QPTRQ1 features an Arm Cortex-M0+ 32-bit CPU core with a maximum operating frequency of 80MHz. It includes a memory protection unit (MPU) and operates across the full automotive temperature range (–40°C to 125°C). This core delivers deterministic real-time performance while maintaining ultra-low power consumption - essential for automotive body control and gateway functions where both speed and energy efficiency are critical. The M0G3505QPTRQ1 uses this architecture to execute safety-critical firmware with predictable timing behavior.
Does the M0G3505QPTRQ1 support CAN-FD, and what are its data rate capabilities?
Yes, the M0G3505QPTRQ1 integrates a fully compliant CAN-FD controller supporting both CAN 2.0 A/B and CAN-FD protocols. It achieves up to 1Mbps in nominal phase and 5Mbps in fast data phase. The peripheral includes dedicated TX/RX pins (PA12/PA13), built-in message RAM, and error counters - enabling high-bandwidth communication between vehicle domains without external protocol translation. This capability is directly leveraged in M0G3505QPTRQ1-based gateway and body control designs.
How many analog-to-digital converter (ADC) channels does the M0G3505QPTRQ1 support, and what is their resolution and speed?
The M0G3505QPTRQ1 integrates two independent 12-bit analog-to-digital converters (ADC0 and ADC1), each supporting up to 16 external input channels. They operate at up to 4Msps sampling rate with simultaneous sampling capability. With hardware averaging, effective resolution reaches 14 bits at 250ksps - ideal for precise current sensing, battery monitoring, and position feedback in automotive applications. These ADCs are central to the M0G3505QPTRQ1's role in sensor-rich ECUs.
What low-power modes are available on the M0G3505QPTRQ1, and what is the lowest current draw with RTC active?
The M0G3505QPTRQ1 offers five low-power modes: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. In STANDBY mode, it draws just 1.5µA while retaining RTC operation, SRAM contents, CPU state, and register values - powered by the 32kHz LFXT oscillator. This enables always-on functionality in modules like door handles and occupancy sensors. The M0G3505QPTRQ1 achieves this ultra-low quiescent current without sacrificing wake-up responsiveness or data retention.
Is the M0G3505QPTRQ1 qualified for automotive use, and what safety certifications does it hold?
Yes, the M0G3505QPTRQ1 is AEC-Q100 Grade 1 qualified (–40°C to 125°C) and ISO 26262 certified by TÜV up to ASIL B for both systematic capability and hardware integrity. Documentation supporting functional safety system design is provided by Texas Instruments. This certification applies directly to the M0G3505QPTRQ1 device and reduces customer validation effort for automotive body electronics and gateway applications requiring ASIL B compliance.
M0G3505QPTRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 48-LQFP
- Series:
- MSPM0 G
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 16x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M0G3505QPTRQ1 FAQ
1.How can I place an order for M0G3505QPTRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0G3505QPTRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0G3505QPTRQ1 reliable?
The price and inventory of M0G3505QPTRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0G3505QPTRQ1 is usually 5 days.
3.What payment methods are accepted for M0G3505QPTRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0G3505QPTRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0G3505QPTRQ1?
M0G3505QPTRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0G3505QPTRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0G3505QPTRQ1?
For technical support, including M0G3505QPTRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0G3505QPTRQ1 requirements.
6.How does Aetrix verify that M0G3505QPTRQ1 is sourced from the original manufacturer or authorized distributors?
All M0G3505QPTRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0G3505QPTRQ1 meets industry standards.
7.What is the process for return or replacement of M0G3505QPTRQ1?
All M0G3505QPTRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0G3505QPTRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0G3505QPTRQ1 part is unused and in its original packaging.
Return procedure for M0G3505QPTRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0G3505QPTRQ1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

