My Inquiry
My Account
Texas Instruments M0G3505QRHBRQ1
- Part No.:
- M0G3505QRHBRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
M0G3505QRHBRQ1.pdf
- Description:
- Automotive, 80MHz Arm M0+ MCU
- Quantity:
- Payment:
- Shipping:
Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0G3505QRHBRQ1 from Texas Instruments is an automotive-grade 32-bit Arm® Cortex®-M0+ microcontroller with CAN-FD interface, 32KB flash, 16KB SRAM, dual 12-bit 4Msps ADCs (11 external channels), and ASIL B functional safety certification for body electronics and motor control applications.
For engineers reviewing the M0G3505QRHBRQ1 datasheet, M0G3505QRHBRQ1 pinout, M0G3505QRHBRQ1 application, or M0G3505QRHBRQ1 equivalent, key selection criteria include AEC-Q100 Grade 1 qualification, 32-pin VQFN (5mm × 5mm) package with wettable flanks, CAN-FD + UART/I²C/SPI interfaces, ultra-low-power STANDBY mode (1.5µA), and integrated analog peripherals including OPA, COMP, DAC, and VREF.
Technical Context
The M0G3505QRHBRQ1 implements a memory protection unit (MPU) and runs at up to 80MHz via internal PLL or external HFXT (4–48MHz). Its dual ADC subsystem supports simultaneous sampling with hardware averaging enabling 14-bit effective resolution at 250ksps, while programmable analog interconnects allow direct routing between ADC, OPA, COMP, DAC, and GPAMP without CPU intervention.
It integrates two zero-drift chopper op-amps (0.5µV/°C drift, gain up to 32×), three high-speed comparators (32ns propagation delay), one 12-bit 1Msps DAC with output buffer, and configurable 1.4V/2.5V internal VREF. The device supports CAN-FD (up to 5Mbps) alongside four UARTs (one LIN-capable), two I²C (FM+, 1Mbit/s), and two SPI (one up to 32Mbits/s).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 80MHz max frequency with MPU - enables deterministic real-time control in safety-critical automotive systems. |
| Memory | 32KB flash with ECC + 16KB SRAM with parity - ensures data integrity and robust code execution in extended temperature environments. |
| Analog Peripherals | Dual 12-bit 4Msps ADCs (11 external channels), 12-bit 1Msps DAC, 2 zero-drift OPAs, 3 high-speed COMP - supports sensor signal conditioning and closed-loop motor control. |
| Power Modes | RUN: 101µA/MHz; STANDBY: 1.5µA (RTC + SRAM retained); SHUTDOWN: 80nA with IO wake-up - extends battery life in always-on vehicle modules. |
| Automotive Qualification | AEC-Q100 Grade 1 (–40°C to +125°C), ISO 26262 ASIL B certified - meets functional safety requirements for body electronics and gateway applications. |
| Communication | CAN-FD (5Mbps), 4 UART (1 LIN/IrDA/DALI), 2 I²C (FM+), 2 SPI (1 @ 32Mbits/s) - enables high-bandwidth vehicle network integration and multi-protocol peripheral interfacing. |
| Package | 32-pin VQFN (RHB), 5mm × 5mm, 0.5mm pitch, wettable flanks option - supports automated optical inspection and reliable solder joint formation in automotive PCB assembly. |
Pinout & Package
32-pin VQFN (RHB) package with 5mm × 5mm footprint, 0.5mm pitch, and exposed thermal pad. Wettable flanks option available for enhanced solder joint reliability in automotive production.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NRST | Active-low reset input | Asynchronous system reset with internal pull-up; compatible with external reset supervisor ICs for fail-safe startup. |
| VDD / VSS / VCORE | Power supply rails | Separate analog/digital core (VCORE) and I/O (VDD) supplies enable noise isolation; VSS provides dedicated ground return path. |
| PA0–PA27, PB0–PB27 | Configurable GPIO | Up to 28 GPIOs on RHB package; includes 2× 5V-tolerant open-drain, 2× high-drive (20mA), and 5× high-speed pins - supports mixed-signal interface flexibility. |
| PA19 / PA20 | SWD debug interface | 2-pin serial wire debug (SWDIO/SWCLK) - enables in-system programming and real-time debugging without dedicated JTAG header. |
| PA14 / PA15 / PA16 / PA17 / PA18 / PA21 / PA22 / PA23 / PA24 / PA25 | Analog input/output | Supports A0_0–A0_7, A1_0–A1_7, VREF+, VREF−, DAC_OUT, OPA_IN/OUT, COMP_IN/OUT - enables direct connection of sensors, actuators, and reference circuits. |
| PA12 / PA13 | CAN-FD interface | CAN_TX and CAN_RX signals routed to dedicated pins - ensures signal integrity and EMI resilience for automotive bus communication. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL B Functional Safety Certification | TÜV-certified per ISO 26262 for systematic capability and hardware integrity - reduces validation effort for automotive body control modules. |
| Dual Simultaneous-Sampling ADCs | Two 12-bit 4Msps ADCs with 11 external channels and hardware averaging - enables synchronized current/voltage sensing in motor control loops. |
| Zero-Drift Chopper Op-Amps | Two OPAs with 0.5µV/°C drift and programmable gain up to 32× - eliminates offset drift in precision sensor front-ends over automotive temperature range. |
| Ultra-Low-Power STANDBY Mode | 1.5µA with RTC, SRAM, CPU state, and registers retained - supports occupancy detection and door handle wake-up without external PMIC. |
| Integrated Analog Interconnect | Programmable routing between ADC, OPA, COMP, DAC, GPAMP, and VREF - removes external signal routing components and reduces BOM count. |
| CAN-FD + LIN-Capable UART | Single CAN-FD controller (5Mbps) and UART0 supporting LIN, IrDA, DALI, Smart Card - simplifies gateway design with multi-protocol communication on one MCU. |
Applications
| Steering Wheel Systems | Door Handle Modules |
|---|---|
Use Scenario: Real-time torque sensing, button press detection, and haptic feedback control in driver-assist steering columns. IC Role / Device Role / Timing Role: Main controller executing sensor fusion, CAN-FD communication with EPS ECU, and low-latency PWM generation for haptics. Use Value: Dual ADCs capture synchronized torque and position signals; ASIL B compliance satisfies functional safety requirements for ADAS-related steering functions. |
Use Scenario: Capacitive or mechanical switch detection, RF communication, and actuator drive for passive entry systems. IC Role / Device Role / Timing Role: System-on-chip managing touch sensing, CAN-FD wakeup, motor control for latch release, and secure authentication via AES-256. Use Value: Integrated comparators and OPA condition sensor inputs; 1.5µA STANDBY mode enables years of battery operation in keyless entry modules. |
| Kick-to-Open Modules | Seat Comfort Module |
Use Scenario: Foot-motion detection using ultrasonic or capacitive sensing, coupled with motorized tailgate actuation. IC Role / Device Role / Timing Role: Sensor signal acquisition, motion algorithm execution, CAN-FD command transmission, and H-bridge gate drive timing control. Use Value: Hardware-averaged ADC achieves 14-bit resolution for precise distance measurement; high-drive GPIOs directly drive small DC motors or solenoids. |
Use Scenario: Multi-zone seat heating/cooling control with thermistor feedback, fan speed regulation, and user interface management. IC Role / Device Role / Timing Role: Analog front-end for 4+ temperature sensors, PWM fan control, I²C display interface, and LIN communication to body domain controller. Use Value: Configurable VREF (1.4V/2.5V) optimizes ADC dynamic range for NTC thermistors; 4 UARTs support concurrent LIN and debug traffic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M0G3506QRHBRQ1 | 64KB flash, 32KB SRAM, same package and peripheral set - adds memory headroom for larger firmware or OTA update partitions. | Preferred for gateway nodes requiring dual CAN-FD stacks or complex protocol translation logic. | Select when firmware size exceeds 32KB or future scalability for feature expansion is required. |
| MSP430FR6989IPZ | 16-bit FRAM MCU, 128KB FRAM, 8KB RAM, no CAN-FD, lower clock (16MHz), AEC-Q100 Grade 2 - lacks automotive CAN and real-time performance. | Suitable only for non-networked, ultra-low-power interior sensors without bus communication. | Consider only for legacy cost-sensitive designs where CAN-FD and ASIL B are not required. |
Compared with M0G3506QRHBRQ1, the M0G3505QRHBRQ1 trades flash/SRAM capacity for optimal cost in space-constrained modules; versus MSP430FR6989IPZ, it delivers CAN-FD, ASIL B, and Cortex-M0+ performance essential for modern automotive body networks.
Availability
M0G3505QRHBRQ1 is available at Aetrix Electronics and suitable for automotive body electronics, door handle modules, and kick-to-open systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M0G3505QRHBRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics, with decades of experience delivering high-reliability solutions for safety-critical systems.
The MSPM0G350x-Q1 product line targets cost-optimized, functionally safe automotive microcontrollers for body electronics, lighting, and motor control - combining Arm Cortex-M0+ performance with integrated analog and CAN-FD connectivity.
FAQ
What is the maximum operating temperature range for the M0G3505QRHBRQ1?
The M0G3505QRHBRQ1 is qualified for AEC-Q100 Grade 1 operation from –40°C to +125°C ambient temperature. This rating is validated across all electrical specifications and applies to the full 32-pin VQFN (RHB) package variant, ensuring reliable performance in under-hood and cabin-mounted automotive applications.
Does the M0G3505QRHBRQ1 support CAN-FD at full 5Mbps data rate?
Yes, the M0G3505QRHBRQ1 integrates a CAN-FD controller compliant with ISO 11898-1:2015, supporting bit rates up to 5Mbps in FD data phase. It operates in both CAN 2.0A/B and CAN-FD modes, with dedicated PA12 (CAN_TX) and PA13 (CAN_RX) pins routed for optimal signal integrity in automotive harness environments.
How many analog input channels are available on the M0G3505QRHBRQ1 in the 32-pin VQFN package?
The M0G3505QRHBRQ1 in the 32-pin VQFN (RHB) package supports 11 external analog input channels across its dual ADC subsystem. These are mapped to pins PA14–PA18, PA21–PA25, and PA27–PA28, with additional internal channels for temperature sensor and VREF monitoring.
Is the M0G3505QRHBRQ1 pin-compatible with other MSPM0G350x-Q1 variants in the same package?
Yes, all MSPM0G350x-Q1 devices in the 32-pin VQFN (RHB) package - including M0G3505QRHBRQ1, M0G3506QRHBRQ1, and M0G3507QRHBRQ1 - share identical pinout, electrical characteristics, and package dimensions. Firmware and hardware designs are interchangeable at the board level, differing only in flash/SRAM capacity.
What debug interface does the M0G3505QRHBRQ1 support, and what are its requirements?
The M0G3505QRHBRQ1 supports 2-pin Serial Wire Debug (SWD) via PA19 (SWDIO) and PA20 (SWCLK). No external debug probe is required beyond standard SWD headers; TI's XDS110 or compatible CMSIS-DAP adapters enable full flash programming, breakpoint debugging, and real-time variable inspection through Code Composer Studio or third-party IDEs.
M0G3505QRHBRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- MSPM0G350x-Q1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 11x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M0G3505QRHBRQ1 FAQ
1.How can I place an order for M0G3505QRHBRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0G3505QRHBRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0G3505QRHBRQ1 reliable?
The price and inventory of M0G3505QRHBRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0G3505QRHBRQ1 is usually 5 days.
3.What payment methods are accepted for M0G3505QRHBRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0G3505QRHBRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0G3505QRHBRQ1?
M0G3505QRHBRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0G3505QRHBRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0G3505QRHBRQ1?
For technical support, including M0G3505QRHBRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0G3505QRHBRQ1 requirements.
6.How does Aetrix verify that M0G3505QRHBRQ1 is sourced from the original manufacturer or authorized distributors?
All M0G3505QRHBRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0G3505QRHBRQ1 meets industry standards.
7.What is the process for return or replacement of M0G3505QRHBRQ1?
All M0G3505QRHBRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0G3505QRHBRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0G3505QRHBRQ1 part is unused and in its original packaging.
Return procedure for M0G3505QRHBRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0G3505QRHBRQ1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
