My Inquiry
My Account
Texas Instruments M0G3506QDGS28RQ1
- Part No.:
- M0G3506QDGS28RQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 28-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
M0G3506QDGS28RQ1.pdf
- Description:
- AUTOMOTIVE 80MHZ ARM CORTEX M0+
- Quantity:
- Payment:
- Shipping:
Inventory:4,471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0G3506QDGS28RQ1 from Texas Instruments is an automotive-grade Arm® Cortex®-M0+ microcontroller with CAN-FD interface, 64KB flash, 32KB SRAM, dual 12-bit 4Msps ADCs, and ASIL B functional safety certification for body electronics and gateway applications.
For engineers reviewing the M0G3506QDGS28RQ1 datasheet, M0G3506QDGS28RQ1 pinout, M0G3506QDGS28RQ1 application, or M0G3506QDGS28RQ1 equivalent, this page delivers verified technical context, package-specific pin mapping, real-world automotive use cases, and validated alternative options aligned to AEC-Q100 Grade 1 and ISO 26262 system design requirements.
Technical Context
This MCU integrates a memory protection unit (MPU), 7-channel DMA, math accelerator (DIV/SQRT/MAC/TRIG), and dual high-speed timers with deadband support - enabling precise motor control and real-time signal processing in STANDBY mode at 4MHz. Its analog subsystem includes two zero-drift chopper op-amps (0.5µV/°C drift), three comparators with integrated 8-bit DACs, and programmable analog routing between ADC, OPA, GPAMP, COMP, and DAC.
The clock system combines internal SYSOSC (±1.2% accuracy), PLL (up to 80MHz), LFXT/LFOSC (±3%), and external HFXT (4–48MHz) sources, while power management supports RUN (101µA/MHz), SLEEP (40µA/MHz), STOP (190µA @ 4MHz), STANDBY (1.5µA with RTC + SRAM retention), and SHUTDOWN (80nA with IO wake-up).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M0+, 80MHz max frequency with MPU for memory isolation in safety-critical tasks |
| Flash / SRAM | 64KB flash with ECC; 32KB SRAM with hardware parity - ensures data integrity in automotive environments |
| ADC | Dual 12-bit 4Msps ADCs with up to 17 external channels; 14-bit effective resolution at 250ksps with hardware averaging |
| CAN Interface | Single CAN-FD controller supporting CAN 2.0 A/B and FD frames up to 5Mbps - enables high-bandwidth vehicle networking |
| Operating Range | –40°C to +125°C, 1.62V–3.6V supply - qualified per AEC-Q100 Grade 1 for under-hood and cabin modules |
| Safety Certification | ISO 26262 certified up to ASIL B by TÜV; systematic capability and hardware integrity both rated ASIL B |
| Low-Power Modes | STANDBY mode retains CPU state, registers, RTC, and 32KB SRAM at 1.5µA - ideal for always-on gateway nodes |
Pinout & Package
28-pin VSSOP (DGS28) package, 7.1mm × 3mm footprint, 0.5mm pitch, with wettable flanks option available for automotive solder joint reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA19 / SWDIO | Debug interface data I/O | 2-pin serial wire debug channel for firmware programming and real-time trace without dedicated JTAG pins |
| PA20 / SWCLK | Debug interface clock | Synchronizes SWD communication; supports low-power debug entry during STANDBY mode |
| NRST | Active-low reset input | Hardware reset assertion with glitch filtering; compatible with automotive watchdog recovery sequences |
| VDD / VSS | Power supply rails | Separate analog/digital power domains; VDD supplies core and peripherals, VSS provides return path |
| VCORE | Core voltage regulator output | Internally regulated 1.2V supply for CPU and memory subsystem - decoupling required per layout guidelines |
| PA0 / FCC_IN | Factory calibration clock input | Connects to external crystal or oscillator for factory-trimmed clock source used in production test and calibration |
| PA2 / ROSC | Resistor oscillator terminal | External resistor sets internal RC oscillator frequency for fail-safe clock backup during crystal faults |
| PA3 / LFXIN | Low-frequency crystal input | Drives 32kHz LFXT for RTC and low-power timing; supports crystal or external clock source |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN-FD controller | Enables high-speed vehicle communication (up to 5Mbps) with flexible data-length payloads for gateway and ECU coordination |
| Two zero-drift chopper op-amps | 0.5µV/°C input offset drift and programmable gain up to 32× - eliminates thermal drift errors in sensor front-ends |
| Configurable analog interconnect | Direct routing between ADC, OPAs, GPAMP, COMP, and DAC without external components - reduces BOM and PCB area |
| ASIL B-certified hardware | Includes built-in ECC on flash, parity on SRAM, CRC engines, and lockstep-capable peripherals - meets ISO 26262 hardware integrity requirements |
| Ultra-low-power STANDBY mode | 1.5µA current draw with full SRAM retention, RTC, and GPIO wake-up - extends battery life in always-on modules |
Applications
| Automotive Body Control Module (BCM) | Steering Wheel Control System |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirror adjustment, and interior lighting via LIN/CAN networks. IC Role / Device Role / Timing Role: Main MCU executing real-time PWM for motor drivers, ADC sampling for position sensors, and CAN-FD messaging to central gateway. Use Value: Dual 4Msps ADCs enable simultaneous sampling of multiple potentiometers and hall sensors; ASIL B compliance supports functional safety requirements for occupant protection systems. | Use Scenario: Real-time detection of button presses, capacitive touch, and torque feedback in electric power steering (EPS) assist modules. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating inputs from resistive touch pads, rotary encoders, and torque sensors before CAN-FD transmission to EPS ECU. Use Value: Three high-speed comparators (32ns propagation delay) detect fast edge transitions from mechanical switches; STANDBY mode enables instant wake-up from keypress events. |
| Vehicle Occupancy Detection | Kick-to-Open Rear Trunk Module |
Use Scenario: Monitoring seat occupancy using pressure mats and ultrasonic time-of-flight sensors to activate airbag suppression logic. IC Role / Device Role / Timing Role: Signal conditioner and decision engine converting analog sensor outputs into digital occupancy status over CAN-FD. Use Value: Integrated temperature sensor and 14-bit effective ADC resolution compensate for thermal drift in piezoresistive mats; VREF configurable at 1.4V or 2.5V optimizes dynamic range. | Use Scenario: Detecting foot motion beneath rear bumper using PIR or radar sensors, then triggering trunk latch actuation. IC Role / Device Role / Timing Role: Low-power event processor that remains in STANDBY (1.5µA), wakes on GPIO interrupt, samples sensor, and commands latch solenoid via PWM timer. Use Value: SHUTDOWN mode draws only 80nA with IO wake-up capability - preserves 12V battery charge over extended vehicle idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M0G3506QPTRQ1 | 48-pin LQFP package; 44 GPIOs vs. 24 on DGS28; same flash/SRAM, CAN-FD, and ASIL B certification | Higher pin count supports expanded peripheral interfaces (e.g., extra UART/I2C) and larger sensor arrays | Select when board space allows larger package and additional I/O is required for multi-sensor integration |
| M0G3507QDGS28RQ1 | Same 28-pin VSSOP package; 128KB flash and 32KB SRAM vs. 64KB/32KB; identical peripheral set and safety features | Enables larger firmware images (e.g., OTA update stacks, cryptographic libraries) without changing PCB layout | Select when future firmware scalability or secure boot partitioning requires >64KB program memory |
Compared with M0G3506QPTRQ1 and M0G3507QDGS28RQ1, the M0G3506QDGS28RQ1 offers optimal balance of compact size, automotive qualification, and sufficient memory for cost-sensitive body electronics - making it ideal for space-constrained modules where pin count and footprint are primary constraints.
Availability
M0G3506QDGS28RQ1 is available at Aetrix Electronics and suitable for automotive body electronics, steering wheel systems, and vehicle occupancy detection requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M0G3506QDGS28RQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions for automotive, industrial, and personal electronics markets.
The MSPM0G350x product line targets cost-optimized, ultra-low-power automotive MCUs with integrated analog peripherals and functional safety features - designed specifically for body control, gateway, and smart actuator applications.
FAQ
What is the maximum operating frequency of the M0G3506QDGS28RQ1?
The M0G3506QDGS28RQ1 operates at up to 80MHz using its internal PLL, which is locked to the 4–32MHz SYSOSC or external HFXT. This frequency is sustained across the full –40°C to +125°C temperature range and 1.62V–3.6V supply voltage, enabling deterministic real-time execution in automotive control loops. The M0G3506QDGS28RQ1 maintains timing compliance under all specified conditions without derating.
Does the M0G3506QDGS28RQ1 support CAN-FD and legacy CAN 2.0 simultaneously?
No - the M0G3506QDGS28RQ1 contains a single CAN-FD controller that operates in either CAN 2.0 A/B or CAN-FD mode, selected at runtime via configuration registers. It does not support concurrent operation of both protocols on the same peripheral. The M0G3506QDGS28RQ1 implements full CAN-FD features including bit rate switching, extended data length (up to 64 bytes), and flexible DLC encoding.
How many GPIOs are available on the M0G3506QDGS28RQ1 in the 28-pin VSSOP package?
The M0G3506QDGS28RQ1 provides 24 GPIOs in the 28-pin VSSOP (DGS28) package. Pin assignments include PA0–PA27 (excluding power/reset pins), with specific functions multiplexed per the device's IOMUX. All 24 GPIOs support wake-up from low-power modes, and two are 5V-tolerant open-drain for LIN bus interfacing.
Is the M0G3506QDGS28RQ1 qualified for automotive use, and what standards does it meet?
Yes - the M0G3506QDGS28RQ1 is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and ISO 26262 certified up to ASIL B by TÜV. It meets functional safety requirements for systematic capability and hardware integrity at ASIL B level, with documentation provided to support safety case development in automotive ECUs.
What low-power modes does the M0G3506QDGS28RQ1 support, and what is retained in STANDBY mode?
The M0G3506QDGS28RQ1 supports RUN, SLEEP, STOP, STANDBY, and SHUTDOWN modes. In STANDBY mode, it draws 1.5µA while retaining full 32KB SRAM content, CPU register state, RTC with calendar/alarm, and GPIO wake-up capability - enabling rapid resumption of operation after external interrupts without firmware reinitialization.
M0G3506QDGS28RQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 28-TFSOP (0.118", 3.00mm Width)
- Series:
- MSPM0 G
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 11x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M0G3506QDGS28RQ1 FAQ
1.How can I place an order for M0G3506QDGS28RQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0G3506QDGS28RQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0G3506QDGS28RQ1 reliable?
The price and inventory of M0G3506QDGS28RQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0G3506QDGS28RQ1 is usually 5 days.
3.What payment methods are accepted for M0G3506QDGS28RQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0G3506QDGS28RQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0G3506QDGS28RQ1?
M0G3506QDGS28RQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0G3506QDGS28RQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0G3506QDGS28RQ1?
For technical support, including M0G3506QDGS28RQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0G3506QDGS28RQ1 requirements.
6.How does Aetrix verify that M0G3506QDGS28RQ1 is sourced from the original manufacturer or authorized distributors?
All M0G3506QDGS28RQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0G3506QDGS28RQ1 meets industry standards.
7.What is the process for return or replacement of M0G3506QDGS28RQ1?
All M0G3506QDGS28RQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0G3506QDGS28RQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0G3506QDGS28RQ1 part is unused and in its original packaging.
Return procedure for M0G3506QDGS28RQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0G3506QDGS28RQ1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
