Texas Instruments M0G3506QPMRQ1
- Part No.:
- M0G3506QPMRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
M0G3506QPMRQ1.pdf
- Description:
- AUTOMOTIVE 80MHZ ARM CORTEX-M0+
- Quantity:
- Payment:

- Shipping:

Inventory:2,223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0G3506QPMRQ1 from Texas Instruments is an automotive-grade Arm® Cortex®-M0+ microcontroller operating at up to 80MHz, featuring 64KB flash with ECC, 32KB SRAM with hardware parity, and integrated CAN-FD interface. It delivers ASIL B functional safety compliance, operates from –40°C to 125°C, and supports 1.62V–3.6V supply for body electronics and gateway control.
For engineers reviewing the M0G3506QPMRQ1 datasheet, M0G3506QPMRQ1 pinout, M0G3506QPMRQ1 application, or M0G3506QPMRQ1 equivalent, this device is selected for automotive motor control, steering wheel systems, and occupancy detection where CAN-FD communication, analog sensor integration, and low-power standby modes are critical.
Technical Context
The M0G3506QPMRQ1 implements a memory protection unit (MPU), 7-channel DMA, and math accelerator supporting DIV/SQRT/MAC/TRIG operations. Its dual 12-bit 4Msps ADCs support simultaneous sampling across up to 17 external channels, with hardware averaging enabling 14-bit effective resolution at 250ksps.
It integrates two zero-drift chopper op-amps (0.5µV/°C drift, programmable gain up to 32×), three high-speed comparators (32ns propagation delay), one 12-bit 1Msps DAC with output buffer, and configurable analog interconnects between ADC, OPA, GPAMP, COMP, and DAC - all optimized for real-time sensor signal conditioning in automotive subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 80MHz max - enables deterministic real-time control with MPU for memory isolation in safety-critical tasks. |
| Flash / SRAM | 64KB flash with ECC + 32KB SRAM with hardware parity - ensures code/data integrity for AEC-Q100 Grade 1 automotive operation. |
| Analog Peripherals | Two 12-bit 4Msps ADCs (17-ch), 12-bit 1Msps DAC, 2 zero-drift OPAs, 3 high-speed COMP - supports multi-sensor fusion without external signal chain components. |
| Communication | CAN-FD (up to 5Mbps), 4 UART, 2 I²C (FM+, 1Mbit/s), 2 SPI (one up to 32Mbit/s) - meets automotive gateway and ECU data aggregation requirements. |
| Power Modes | RUN: 101µA/MHz; STANDBY: 1.5µA (RTC + SRAM retained); SHUTDOWN: 80nA with IO wake-up - extends battery life in always-on vehicle modules. |
| Safety & Qualification | ISO 26262 ASIL B certified (TÜV), AEC-Q100 Grade 1 (–40°C to 125°C) - qualified for under-hood and cabin body electronics applications. |
| Package | 64-pin LQFP (12mm × 12mm, 0.5mm pitch) - provides robust thermal performance and mechanical reliability for automotive PCB assembly. |
Pinout & Package
64-pin LQFP (PM) package with 0.5mm pitch, 12mm × 12mm footprint, and exposed thermal pad. Designed for automotive reflow profiles and mechanical stability in vibration-prone environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0 / FCC_IN | Functional Clock Control Input | Accepts external clock source for system timing synchronization; supports factory calibration and secure boot configuration. |
| PA19 / SWDIO | Serial Wire Debug Data I/O | Enables 2-pin debug access for firmware development and field diagnostics without dedicated JTAG pins. |
| PA20 / SWCLK | Serial Wire Debug Clock | Provides synchronous clock for SWD interface; allows non-intrusive real-time debugging during CAN-FD message transmission. |
| PA14 / A0_12 | ADC0 Channel 12 Input | Direct analog input for high-resolution sensor measurement; multiplexed with CLK_OUT for flexible clock routing. |
| PA15 / DAC_OUT | DAC Output Terminal | Drives analog actuators or reference voltages with 12-bit precision and integrated output buffer for low-impedance loading. |
| PA23 / VREF+ | Internal Voltage Reference Positive | Provides stable 1.4V or 2.5V shared reference for ADC, DAC, and comparators - eliminates need for external reference ICs. |
| PA21 / VREF- | Internal Voltage Reference Negative | Completes internal reference pair; enables ratiometric measurements and improves noise immunity in noisy automotive environments. |
| PA12 / CAN_TX | CAN-FD Transmit Signal | Drives differential CAN bus via external transceiver; supports FD frame payloads up to 64 bytes at 5Mbps for high-bandwidth ECU updates. |
| PA13 / CAN_RX | CAN-FD Receive Signal | Receives differential CAN bus signals; integrated filtering and glitch suppression ensure robust reception in electrically noisy vehicle networks. |
| NRST | Active-Low Reset Input | Hardware reset pin with internal pull-up; supports external watchdog or power supervisor assertion for fail-safe recovery. |
| VDD / VSS / VCORE | Power Supply Terminals | Separate analog/digital/core rails enable independent filtering and noise isolation - critical for mixed-signal accuracy in automotive sensors. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL B Functional Safety Certification | TÜV-certified per ISO 26262 for systematic capability and hardware integrity - reduces safety case effort in automotive Tier 1 designs. |
| Configurable Analog Interconnect Matrix | Programmable routing between ADC, OPAs, COMP, DAC, and VREF - enables custom sensor front-end topologies without PCB redesign. |
| Ultra-Low-Power STANDBY Mode | 1.5µA with RTC, SRAM, CPU state, and registers retained - supports instant wake-up for door handle or kick-to-open event detection. |
| Integrated Math Accelerator | Hardware DIV, SQRT, MAC, and TRIG units offload CPU - accelerates motor control algorithms and sensor fusion computations by >5× vs. software-only execution. |
| Zero-Drift Chopper Op-Amps | 0.5µV/°C input offset drift with 32× programmable gain - eliminates DC drift errors in temperature, current, or position sensing over full automotive temperature range. |
Applications
| Automotive Body Electronics | Steering Wheel Systems |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirror adjustment, and interior lighting via LIN/CAN network. IC Role / Device Role / Timing Role: Main MCU executing application logic, managing GPIO-driven actuators, and handling CAN-FD communication with gateway. Use Value: Integrated 64KB flash stores multiple vehicle variant configurations; ASIL B compliance satisfies OEM functional safety requirements for Class B systems. | Use Scenario: Real-time processing of multifunction switch inputs, haptic feedback, and airbag deployment readiness signals. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating resistive touch, capacitive proximity, and torque sensor data with sub-millisecond latency. Use Value: Dual 4Msps ADCs sample multiple analog channels simultaneously; zero-drift OPAs condition torque sensor outputs without calibration drift over lifetime. |
| Vehicle Occupancy Detection | Seat Comfort Module |
Use Scenario: Detecting occupant presence, position, and weight using seat-mounted pressure sensors and infrared arrays. IC Role / Device Role / Timing Role: Analog front-end controller digitizing multi-element sensor arrays and performing local thresholding before CAN-FD transmission. Use Value: Hardware-averaged 14-bit ADC resolution enables precise weight classification; STANDBY mode draws only 1.5µA while monitoring wake-up events. | Use Scenario: Closed-loop control of seat heating, ventilation, and massage actuators based on thermistor and current feedback. IC Role / Device Role / Timing Role: Real-time PWM generator with deadband control driving MOSFET half-bridges for heater element regulation. Use Value: Two 16-bit advanced timers provide complementary PWM outputs with programmable deadtime - prevents shoot-through in bidirectional heating circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M0G3507QPMRQ1 | 128KB flash, 32KB SRAM - double program memory capacity; identical peripherals, package, and pinout. | Supports larger firmware images (e.g., OTA update stacks, cryptographic libraries) without changing PCB layout. | Select when future firmware growth or dual-bank flash updates are required; same thermal and mechanical footprint. |
| M0G3506QPTRQ1 | Same 64KB/32KB memory but in 48-pin LQFP (9mm × 9mm); 44 GPIOs vs. 60; no A0_12/A1_7 analog channels. | Reduced analog channel count and smaller package suit space-constrained modules like mirror controls or small actuators. | Choose for cost-optimized, compact designs where full 60-GPIO and 17-channel ADC capability is unnecessary. |
Compared with M0G3506QPMRQ1, M0G3507QPMRQ1 offers scalable flash headroom for feature-rich automotive software, while M0G3506QPTRQ1 trades pin count and analog resources for smaller board area - enabling tiered platform design across vehicle models.
Availability
M0G3506QPMRQ1 is available at Aetrix Electronics and suitable for automotive body electronics, steering wheel systems, and vehicle occupancy detection requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M0G3506QPMRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for automotive, industrial, and consumer markets.
The MSPM0G350x-Q1 product line targets cost-optimized, ultra-low-power automotive MCUs with integrated analog peripherals and CAN-FD - designed specifically for body control modules, gateways, and smart actuators requiring ASIL B compliance.
FAQ
What is the maximum operating frequency and core architecture of the M0G3506QPMRQ1?
The M0G3506QPMRQ1 features an Arm Cortex-M0+ CPU core with a maximum operating frequency of 80MHz. It includes a memory protection unit (MPU) and runs on TI's MSPM0 G-Series platform. This architecture delivers deterministic real-time performance while maintaining ultra-low power consumption - essential for automotive applications such as door handle modules and seat comfort systems where both responsiveness and energy efficiency are critical. The M0G3506QPMRQ1 achieves this balance through optimized clock gating and multiple low-power modes.
Does the M0G3506QPMRQ1 support CAN-FD, and what data rates does it achieve?
Yes, the M0G3506QPMRQ1 integrates a Controller Area Network (CAN) interface compliant with both CAN 2.0 A/B and CAN-FD standards. It supports bit rates up to 5Mbps in FD mode for high-speed payload transmission. The peripheral includes dedicated message RAM, flexible filtering, and error counters - enabling robust communication in automotive gateways and ECUs. Unlike legacy CAN controllers, the M0G3506QPMRQ1's CAN-FD block handles variable-length frames (up to 64 bytes) without CPU intervention, reducing latency in time-critical vehicle networks.
What safety certifications apply to the M0G3506QPMRQ1, and how are they implemented?
The M0G3506QPMRQ1 is ISO 26262 certified up to ASIL B by TÜV, with systematic capability and hardware integrity validated to that level. It includes built-in error correction code (ECC) for flash memory, hardware parity for SRAM, lockstep-capable peripherals, and diagnostic firmware libraries. These features collectively support fault detection and mitigation in automotive safety-related systems such as steering wheel controls and occupancy detection. Documentation for safety analysis is provided by Texas Instruments to assist system-level ISO 26262 implementation - but final ASIL compliance must be verified within the end-application context.
How many analog-to-digital converter (ADC) channels does the M0G3506QPMRQ1 support, and what is their resolution and speed?
The M0G3506QPMRQ1 integrates two simultaneous-sampling 12-bit analog-to-digital converters (ADCs) with up to 17 external input channels. Each ADC achieves 4Msps sampling rate, and hardware averaging enables 14-bit effective resolution at 250ksps. This performance supports high-fidelity sensor acquisition in applications like vehicle occupancy detection and seat comfort modules. The ADCs feature programmable sampling windows, configurable voltage references (1.4V or 2.5V), and direct interconnect to OPAs and comparators - eliminating external signal conditioning in many automotive use cases.
What low-power modes are available on the M0G3506QPMRQ1, and what is the lowest active current draw?
The M0G3506QPMRQ1 offers five low-power modes: RUN (101µA/MHz), SLEEP (40µA/MHz), STOP (190µA at 4MHz), STANDBY (1.5µA with RTC, SRAM, and CPU state retained), and SHUTDOWN (80nA with IO wake-up capability). The STANDBY mode is especially valuable for always-on automotive functions like kick-to-open or door handle sensing - maintaining full context while drawing minimal current. All modes support fast wake-up (<5µs from STANDBY), ensuring responsive behavior without sacrificing energy efficiency. These capabilities are enabled by TI's holistic ultra-low-power system architecture, including dedicated ULPCLK domains and intelligent peripheral clock gating.
M0G3506QPMRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-LQFP
- Series:
- MSPM0 G
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 60
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 17x12b SAR; D/A 1x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M0G3506QPMRQ1 FAQ
1.How can I place an order for M0G3506QPMRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0G3506QPMRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0G3506QPMRQ1 reliable?
The price and inventory of M0G3506QPMRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0G3506QPMRQ1 is usually 5 days.
3.What payment methods are accepted for M0G3506QPMRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0G3506QPMRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0G3506QPMRQ1?
M0G3506QPMRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0G3506QPMRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0G3506QPMRQ1?
For technical support, including M0G3506QPMRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0G3506QPMRQ1 requirements.
6.How does Aetrix verify that M0G3506QPMRQ1 is sourced from the original manufacturer or authorized distributors?
All M0G3506QPMRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0G3506QPMRQ1 meets industry standards.
7.What is the process for return or replacement of M0G3506QPMRQ1?
All M0G3506QPMRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0G3506QPMRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0G3506QPMRQ1 part is unused and in its original packaging.
Return procedure for M0G3506QPMRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0G3506QPMRQ1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

