Texas Instruments M0L1304QRGERQ1
- Part No.:
- M0L1304QRGERQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
M0L1304QRGERQ1.pdf
- Description:
- AUTOMOTIVE 32-MHZ ARM CORTEX-M0+
- Quantity:
- Payment:

- Shipping:

Inventory:2,785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M0L1304QRGERQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-qualified Arm® Cortex®-M0+ microcontroller operating up to 32 MHz, with 16 KB flash, 2 KB SRAM, a 12-bit 1.68-Msps ADC (9 external channels), two zero-drift chopper op-amps, and integrated temperature sensing - deployed in steering wheel systems and door handle modules.
For engineers reviewing the M0L1304QRGERQ1 datasheet, M0L1304QRGERQ1 pinout, M0L1304QRGERQ1 application, or M0L1304QRGERQ1 equivalent, key selection criteria include its 24-pin VQFN package, 1.62–3.6 V supply range, STANDBY mode at 1.0 µA with 32-kHz timer retention, and support for LIN, I²C, SPI, and UART protocols in automotive body electronics.
Technical Context
The M0L1304QRGERQ1 integrates a 32-bit Arm Cortex-M0+ CPU with on-chip SYSOSC (±1.2% accuracy) and LFOSC (±3%), eliminating need for external crystals. Its analog subsystem includes programmable gain (1–32×) for OPA0/OPA1, a dedicated 8-bit reference DAC for COMP0, and configurable internal VREF (1.4 V or 2.5 V).
Digital intelligence includes a 3-channel DMA, four 16-bit timers supporting 8 PWM channels, windowed watchdog, and event fabric enabling low-power peripheral coordination. All communication interfaces - two UARTs, two I²Cs, one SPI - retain wakeup capability from STOP/STANDBY modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M0+, 32 MHz max - enables real-time control in safety-critical automotive functions without external clock source |
| Flash / SRAM | 16 KB / 2 KB - sufficient for compact firmware in occupancy detection and kick-to-open modules |
| ADC Resolution / Speed | 12-bit / 1.68 Msps - supports high-fidelity sensor sampling (e.g., capacitive proximity, potentiometer feedback) |
| OPA Count / Drift | 2 zero-drift chopper OPAs / 0.5 µV/°C - maintains precision in wide-temperature cabin environments (−40°C to +125°C) |
| Low-Power STANDBY | 1.0 µA with 32-kHz timer active, full SRAM retention, 3.2 µs wakeup - ideal for always-on vehicle entry sensing |
| Package / Pins | 24-pin VQFN (4 mm × 4 mm) - compact footprint for space-constrained interior modules like seat comfort controllers |
| IO Count / Tolerance | 20 GPIOs, including 2 × 5-V-tolerant open-drain - simplifies interface with legacy 5-V sensors and LIN transceivers |
Pinout & Package
24-pin VQFN (RGE) package with 4 mm × 4 mm body and wettable flanks; thermal pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0 / PA1 | 5-V-tolerant open-drain I/O | Direct interface to LIN bus or SMBus peripherals without level-shifting components |
| PA22 / PA23 | VREF− / VREF+ | Configurable ADC reference inputs - selectable 1.4 V or 2.5 V internal reference eliminates external voltage divider |
| PA20 / PA19 | SWCLK / SWDIO | 2-pin serial wire debug interface - enables in-system programming and real-time trace in production test fixtures |
| PA26 / PA27 | A1 / A0 | Analog inputs for ADC channel 1 and 0 - support direct connection of thermistors or potentiometers in seat position sensing |
| PA18 / PA19 | GPAMP_IN− / SWDIO | Shared pin allows GPAMP use during operation and debug access during development - reduces pin count without sacrificing functionality |
| VCORE | Regulated core supply output | On-chip LDO delivers stable 1.2 V to CPU and digital logic - removes need for external regulator in cost-sensitive modules |
Key Features
| Feature | Design Value |
|---|---|
| Integrated temperature sensor | On-die thermal monitoring enables automatic fan speed or LED brightness adjustment in interior lighting modules |
| Programmable analog interconnect | Direct routing between ADC, OPAs, COMP, and DAC avoids signal degradation and PCB routing complexity |
| Two UARTs with LIN support | Native LIN 2.2A protocol handling simplifies gateway integration and reduces software overhead in body control units |
| 32-bit CRC accelerator | Hardware-accelerated CRC-16/CRC-32 ensures robust firmware update integrity and memory data validation per ISO 26262 ASIL-B requirements |
| Event fabric signaling | Hardware-triggered peripheral coordination (e.g., ADC start → OPA gain switch → COMP threshold check) eliminates CPU polling latency |
Applications
| Steering Wheel Systems | Door Handle Modules |
|---|---|
Use Scenario: Detecting multi-directional button presses, capacitive touch gestures, and haptic feedback timing in driver-assist controls. IC Role / Device Role / Timing Role: Real-time sensor fusion hub with sub-millisecond response for tactile input processing and CAN/LIN message generation. Use Value: 1.68-Msps ADC and zero-drift OPAs enable precise analog front-end conditioning for resistive/capacitive sensors across −40°C to +125°C. | Use Scenario: Monitoring capacitive proximity, mechanical latch status, and ambient light for hands-free vehicle entry. IC Role / Device Role / Timing Role: Low-power system controller managing wake-from-STANDBY via IO interrupt, analog sensing, and secure authentication handshake. Use Value: 1.0 µA STANDBY current with retained SRAM and 3.2 µs wakeup ensures instant responsiveness while meeting OEM battery drain budgets. |
| Kick-to-Open Modules | Seat Comfort Module |
Use Scenario: Detecting leg motion under rear bumper using analog IR or ultrasonic transducer signals. IC Role / Device Role / Timing Role: Analog signal conditioner and decision engine - digitizes raw transducer output, applies filtering, and triggers actuator command. Use Value: Configurable 1.4-V/2.5-V internal VREF and programmable OPA gain (1–32×) adapt to varying sensor output ranges without external components. | Use Scenario: Reading seat position potentiometers, heating element current, and temperature sensors for adaptive climate and posture control. IC Role / Device Role / Timing Role: Mixed-signal supervisor coordinating motor drivers, thermal protection, and LIN-based diagnostics. Use Value: Two zero-drift OPAs with 0.5 µV/°C drift maintain measurement accuracy over full cabin temperature range, reducing calibration frequency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MSPM0L1305QRGERQ1 | 32 KB flash, 4 KB SRAM - double program memory and RAM vs. M0L1304QRGERQ1 | Suitable for designs requiring larger bootloader, OTA update partition, or expanded sensor fusion algorithms | Select when firmware growth headroom or dual-bank flash for safe updates is required |
| STM32G031K8T6 | Arm Cortex-M0+, 64 MHz, 64 KB flash, but no chopper OPAs or integrated VREF - requires external signal conditioning | Better suited for digital-only control tasks; lacks native analog precision for direct sensor interfacing | Choose only if analog channel count is low and external op-amp/DAC/VREF design is acceptable |
Compared with MSPM0L1305QRGERQ1 and STM32G031K8T6, the M0L1304QRGERQ1 delivers optimal balance of automotive qualification, integrated analog front-end, and minimal footprint - making it preferred for cost-sensitive, analog-intensive modules where flash >16 KB is unnecessary.
Availability
M0L1304QRGERQ1 is available at Aetrix Electronics and suitable for automotive body electronics, steering wheel systems, and door handle modules requiring stable component supply across extended temperature and long product lifecycles.
Supply support for M0L1304QRGERQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for automotive, industrial, and personal electronics markets.
The MSPM0L130x-Q1 product line targets cost-optimized, ultra-low-power automotive microcontrollers with integrated analog peripherals - designed specifically for body electronics, occupancy detection, and electromechanical actuation control.
FAQ
What is the maximum operating frequency and core architecture of the M0L1304QRGERQ1?
The M0L1304QRGERQ1 features an Arm Cortex-M0+ CPU core with a maximum operating frequency of 32 MHz. This architecture provides deterministic real-time performance and efficient code density for automotive control tasks. The device uses an internal SYSOSC with ±1.2% accuracy, eliminating the need for an external crystal oscillator in most applications. Its 32-bit instruction set and Thumb-2 encoding support compact, high-performance firmware deployment in space- and power-constrained modules.
Does the M0L1304QRGERQ1 support AEC-Q100 qualification and what temperature grade does it meet?
Yes, the M0L1304QRGERQ1 is AEC-Q100 qualified for automotive applications and meets Grade 1 specifications, operating reliably from −40°C to +125°C ambient temperature. This qualification covers stress testing for temperature cycling, humidity, ESD, and other environmental factors defined in the AEC-Q100 standard. The device's on-chip temperature sensor, zero-drift op-amps, and robust power management ensure functional stability across this full range - critical for under-hood and cabin-mounted modules.
How many analog input channels does the M0L1304QRGERQ1 ADC support, and what is its resolution and sampling rate?
The M0L1304QRGERQ1 integrates a single 12-bit analog-to-digital converter (ADC) with up to 9 total external analog input channels (A0–A8). It achieves a maximum sampling rate of 1.68 million samples per second (Msps), enabling high-speed acquisition for dynamic sensor signals. The ADC supports configurable internal voltage references of either 1.4 V or 2.5 V, removing dependency on external reference ICs. This combination makes the M0L1304QRGERQ1 well-suited for precision analog sensing in applications such as capacitive proximity detection and potentiometer-based position feedback.
What low-power modes are available on the M0L1304QRGERQ1, and what is the lowest achievable current draw?
The M0L1304QRGERQ1 offers four optimized low-power modes: RUN (71 µA/MHz), STOP (151 µA at 4 MHz), STANDBY (1.0 µA with 32-kHz timer running and full SRAM retention), and SHUTDOWN (61 nA with IO wakeup capability). In STANDBY mode, the device retains all register and SRAM contents, supports wakeup in 3.2 µs, and maintains a 32-kHz timer - essential for periodic sensing in battery-powered vehicle entry systems. The SHUTDOWN mode enables ultra-low leakage for long-term storage or infrequent event detection.
Which communication interfaces are integrated into the M0L1304QRGERQ1, and do they support automotive protocols?
The M0L1304QRGERQ1 integrates two UARTs (one supporting LIN, IrDA, DALI, Smart Card, and Manchester), two I²C interfaces (one FM+ capable at 1 Mbit/s, both supporting SMBus/PMBus), and one SPI interface (up to 16 Mbit/s). Both UARTs and I²C peripherals retain wakeup capability from STOP and STANDBY modes. The native LIN support in UART0/UART1 enables direct connection to LIN transceivers without protocol translation firmware - simplifying compliance with LIN 2.2A in body control networks and reducing BOM cost in modules like door handles and seat controls.
M0L1304QRGERQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- MSPM0 L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit
- Speed:
- 32MHz
- Connectivity:
- DALI, I2C, IrDA, LINbus, SmartCard, SMBus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, TRNG, WDT
- Number of I/O:
- 20
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.62V ~ 3.6V
- Data Converters:
- A/D 9x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
M0L1304QRGERQ1 FAQ
1.How can I place an order for M0L1304QRGERQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M0L1304QRGERQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M0L1304QRGERQ1 reliable?
The price and inventory of M0L1304QRGERQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M0L1304QRGERQ1 is usually 5 days.
3.What payment methods are accepted for M0L1304QRGERQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M0L1304QRGERQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M0L1304QRGERQ1?
M0L1304QRGERQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M0L1304QRGERQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M0L1304QRGERQ1?
For technical support, including M0L1304QRGERQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M0L1304QRGERQ1 requirements.
6.How does Aetrix verify that M0L1304QRGERQ1 is sourced from the original manufacturer or authorized distributors?
All M0L1304QRGERQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M0L1304QRGERQ1 meets industry standards.
7.What is the process for return or replacement of M0L1304QRGERQ1?
All M0L1304QRGERQ1 units undergo pre-shipment inspection (PSI). If there is an issue with M0L1304QRGERQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M0L1304QRGERQ1 part is unused and in its original packaging.
Return procedure for M0L1304QRGERQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M0L1304QRGERQ1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

