STMicroelectronics M24128-BFCS6TP/A
- Part No.:
- M24128-BFCS6TP/A
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFBGA
- Datasheet:
-
M24128-BFCS6TP/A.pdf
- Description:
- IC EEPROM 128KBIT I2C 8WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,731
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24128-BFCS6TP/A from STMicroelectronics is a 128-Kbit (16-Kbyte) I²C-compatible EEPROM organized as 16 K × 8 bits, operating from 1.7 V to 5.5 V across –40 °C to +85 °C, supporting 1 MHz Fast-mode Plus, 400 kHz Fast-mode, and 100 kHz Standard-mode I²C bus protocols, with 64-byte page write capability and hardware write protection via WC pin - used in industrial sensor calibration storage and embedded system configuration retention.
For engineers reviewing the M24128-BFCS6TP/A datasheet, M24128-BFCS6TP/A pinout, M24128-BFCS6TP/A application, or M24128-BFCS6TP/A equivalent, key selection considerations include supply voltage range compatibility (1.7–5.5 V), I²C clock mode support (up to 1 MHz), 64-byte page size for efficient firmware parameter updates, and WC-controlled hardware write protection for critical configuration data integrity.
Technical Context
This EEPROM implements a standard I²C target protocol with 7-bit device addressing (base 0xA0/0xA1), where E0–E2 pins configure the three LSBs of the device address; in the UFDFPN8 package (CS6TP), all Ei pins are internally tied low, fixing the address to 0xA0/0xA1. The internal architecture includes an HV generator, page latches, ECC logic (for process-A/K variants), and a POR circuit ensuring safe power-up behavior.
It supports byte write, page write (max 64 bytes within same A15–A6 page boundary), random/sequential read, and - in M24128-D variants - a dedicated 64-byte identification page with permanent lock capability. Write cycles complete in ≤5 ms, and the device remains non-responsive on SDA during internal write, requiring ACK polling for synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16 K × 8), enabling storage of boot parameters, calibration coefficients, or device serial data in space-constrained designs |
| I²C speed modes | Supports 1 MHz (Fast-mode Plus), 400 kHz (Fast-mode), and 100 kHz (Standard-mode) - allows integration into high-speed MCU subsystems or legacy 100 kHz buses without clock stretching |
| Supply voltage | 1.7 V to 5.5 V over –40 °C to +85 °C - compatible with Li-ion battery-backed systems (2.8–4.2 V), 3.3 V microcontrollers, and 5 V legacy logic |
| Page size | 64-byte pages - enables efficient bulk writes of sensor calibration tables or firmware update metadata without excessive transaction overhead |
| Write endurance | ≥4 million write cycles per memory location - sufficient for daily firmware revision logging over 10+ years in industrial gateways |
| Data retention | ≥200 years at +25 °C - ensures long-term reliability of stored cryptographic keys or device identity data without refresh |
| Write protection | Hardware WC pin disables all writes when high - prevents accidental corruption during power transients or firmware glitches |
Pinout & Package
Package: UFDFPN8 (2 mm × 3 mm, 0.5 mm pitch, ECOPACK2-compliant). This lead-free, halogen-free, ultra-thin DFN package supports automated optical inspection and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Must be connected directly to system ground plane; decoupling capacitor (10–100 nF) required between VCC and VSS near package pins |
| WC | Write control input | Active-high hardware lock: drives high to disable all write operations (byte/page/ID page); floating or low enables writes |
| E1, E0 | Chip enable inputs | In UFDFPN8 (CS6TP), these pins are not bonded out and read as logic 0 - fixes device address to 0xA0 (write) / 0xA1 (read) |
| E2 | Chip enable input | Not bonded in CS6TP package; reads as 0 - eliminates external pull-up/down requirements and simplifies I²C address decoding |
| VCC | Supply voltage | Accepts 1.7–5.5 V; requires stable DC rail; internal POR activates below VCC(min) to prevent spurious writes during power ramp |
| SCL | Serial clock input | Open-drain compatible; must be pulled up externally; determines maximum I²C throughput (1 MHz max) |
| SDA | Serial data I/O | Open-drain bidirectional line; requires external pull-up; supports wired-AND with other I²C targets on same bus |
Key Features
| Feature | Design Value |
|---|---|
| Fast-mode Plus (1 MHz) I²C interface | Enables <10 ms full-memory read/write verification in test fixtures, reducing production line cycle time |
| 64-byte page write with automatic wrap-around | Allows writing partial calibration datasets without manual address alignment - improves firmware update robustness |
| Hardware write protection (WC pin) | Eliminates need for software-based lock bits or EEPROM command sequences, reducing MCU code footprint and attack surface |
| Enhanced ESD/latch-up protection | Withstands ≥4 kV HBM ESD - suitable for field-deployed equipment handling without special ESD controls |
| ECOPACK2-compliant UFDFPN8 package | Reduces PCB area by 65% vs SO8N; supports 0.5 mm pitch reflow and AOI - ideal for wearables and IoT edge nodes |
Applications
| Industrial Sensor Calibration Storage | Smart Meter Configuration Retention |
|---|---|
Use Scenario: Storing factory-calibrated temperature/pressure offset and gain coefficients in programmable sensors deployed in HVAC or process control systems. IC Role / Device Role / Timing Role: Non-volatile configuration register holding trim values accessed at power-on by the sensor's analog front-end controller. Use Value: Enables field-replaceable sensor modules without recalibration; 200-year data retention guarantees accuracy over equipment lifetime. | Use Scenario: Retaining tariff schedules, metering constants, and tamper-event logs in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: Secure, low-power backup memory for metrology SoC during brownouts or battery switchover. Use Value: 1.7 V operation ensures reliable write during 2-cell alkaline battery decay; WC pin prevents firmware corruption during grid transients. |
| Medical Device Parameter Archiving | Automotive Body Control Module (BCM) Settings |
Use Scenario: Recording usage hours, sterilization cycles, and user-defined alarm thresholds in portable diagnostic ultrasound units. IC Role / Device Role / Timing Role: I²C-connected persistent store interfaced directly to ARM Cortex-M4 application processor. Use Value: 4M write cycles support >10,000 daily log entries over 10 years; ECC logic corrects single-bit errors induced by radiation in clinical environments. | Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in 12 V automotive BCMs. IC Role / Device Role / Timing Role: Low-quiescent-current EEPROM accessed via vehicle's LIN-to-I²C bridge during ignition-off state. Use Value: Wide 1.7–5.5 V range tolerates cold-crank (6.5 V) and load-dump (18 V) events via external LDO; TSSOP8 variant available for rework-friendly assembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128C-SSHL-T (Microchip) | Same 128 Kbit density, 1 MHz I²C, but only 1.7–5.5 V operation at –40 °C to +125 °C; no identification page; WC pin absent - uses software write protect | Lacks hardware WC pin and ID page; rated for extended temp (125 °C), making it suitable for under-hood automotive use where M24128-BF is limited to 85 °C | Select when extended temperature rating is mandatory and software-controlled protection suffices |
| BR24G128FJ-WE2 (ROHM) | 128 Kbit, 1 MHz I²C, 1.7–5.5 V, –40 °C to +85 °C; includes WC pin and 64-byte page write; no ID page; different pinout (SOP8) | Pinout incompatible with UFDFPN8; lacks identification page but offers same core functionality and hardware write protection in SOP8 package | Select when SOP8 assembly is preferred and ID page functionality is unnecessary |
Compared with AT24C128C and BR24G128FJ, the M24128-BFCS6TP/A uniquely combines WC-based hardware write protection, 64-byte page efficiency, and ECOPACK2 UFDFPN8 packaging - offering optimal trade-offs for space-constrained industrial controllers requiring guaranteed data integrity without extended temperature operation.
Availability
M24128-BFCS6TP/A is available at Aetrix Electronics and suitable for industrial sensor calibration storage, smart meter configuration retention, and medical device parameter archiving requiring stable component supply, long-lifecycle assurance, and RoHS-compliant packaging.
Supply support for M24128-BFCS6TP/A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M24128 series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, I²C-based non-volatile data storage in space- and reliability-critical embedded systems.
FAQ
What is the function of the WC pin on M24128-BFCS6TP/A?
The WC (Write Control) pin is an active-high hardware protection input. When driven high, it disables all write operations - including byte write, page write, and identification page access - regardless of I²C command sequence. When low or floating, writes are enabled. This prevents accidental overwrites during power transitions or firmware errors, and requires no software intervention.
Does M24128-BFCS6TP/A support the identification page feature?
No. The identification page (64-byte dedicated read-only lockable area) is exclusive to M24128-D variants (e.g., M24128-DF). The M24128-BF designation indicates the base version without identification page circuitry - confirmed by ST's DS6639 Rev 33 datasheet section "Product status" and absence of ID page instructions in its command set.
What package type does the 'CS6TP' suffix indicate?
The 'CS6TP' suffix denotes the UFDFPN8 (Ultra-Fine Pitch Dual Flat No-lead, 8-terminal) package: 2.0 mm × 3.0 mm body, 0.5 mm pitch, 0.55 mm max height, with wettable flanks for automated optical inspection. Pin 1 is marked by a dot; E0, E1, and E2 pins are not bonded and read as logic 0 - fixing the I²C address to 0xA0/0xA1.
How does ACK polling work during write cycles?
During the ≤5 ms internal write cycle, the device ignores I²C traffic and returns NO ACK to any device select code. The host MCU repeatedly sends Start + device address (0xA0) until an ACK is received - signaling write completion. This avoids fixed delays and adapts to process/voltage/temperature variations, enabling deterministic timing in real-time systems without busy-wait loops.
M24128-BFCS6TP/A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WLCSP (1.785x1.38)
M24128-BFCS6TP/A FAQ
1.How can I place an order for M24128-BFCS6TP/A through Aetrix?
Please submit a Request for Quotation (RFQ) for M24128-BFCS6TP/A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24128-BFCS6TP/A reliable?
The price and inventory of M24128-BFCS6TP/A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-BFCS6TP/A is usually 5 days.
3.What payment methods are accepted for M24128-BFCS6TP/A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-BFCS6TP/A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24128-BFCS6TP/A?
M24128-BFCS6TP/A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24128-BFCS6TP/A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24128-BFCS6TP/A?
For technical support, including M24128-BFCS6TP/A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-BFCS6TP/A requirements.
6.How does Aetrix verify that M24128-BFCS6TP/A is sourced from the original manufacturer or authorized distributors?
All M24128-BFCS6TP/A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-BFCS6TP/A meets industry standards.
7.What is the process for return or replacement of M24128-BFCS6TP/A?
All M24128-BFCS6TP/A units undergo pre-shipment inspection (PSI). If there is an issue with M24128-BFCS6TP/A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24128-BFCS6TP/A part is unused and in its original packaging.
Return procedure for M24128-BFCS6TP/A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24128-BFCS6TP/A Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

