My Inquiry
My Account
STMicroelectronics M24128-BFMB6TG
- Part No.:
- M24128-BFMB6TG
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
M24128-BFMB6TG.pdf
- Description:
- IC EEPROM 128KBIT I2C 8UFDFPN
- Quantity:
- Payment:
- Shipping:
Inventory:2,388
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24128-BFMB6TG from STMicroelectronics is a 128-Kbit (16-Kbyte) I²C-compatible EEPROM organized as 16 K × 8 bits, operating from 1.7 V to 5.5 V over –40 °C to +85 °C, supporting 1 MHz Fast-mode Plus, 400 kHz Fast-mode, and 100 kHz Standard-mode I²C bus protocols, with 64-byte page write capability and hardware write protection via WC pin - used for parameter storage in industrial control modules and sensor calibration data retention.
For engineers reviewing the M24128-BFMB6TG datasheet, M24128-BFMB6TG pinout, M24128-BFMB6TG application, or M24128-BFMB6TG equivalent, key selection considerations include supply voltage range compatibility (1.7–5.5 V), I²C clock mode support (up to 1 MHz), page size (64 bytes), write endurance (>4 million cycles), and package footprint (TSSOP8, 169 mil width).
Technical Context
The device implements a standard I²C target protocol with 7-bit device address (1010xxxR/W), where E2–E0 pins configure the three LSBs of the address; in TSSOP8 package, all three chip-enable inputs are accessible and must be hardwired to VCC or VSS. The internal architecture includes an ECC engine (for process-letter A/K variants) that corrects single-bit errors per 4-byte group, transparent to I²C transactions.
Write operations require a STOP condition to trigger the internal 5 ms max write cycle; polling on ACK is supported to detect completion. Read modes include random, current-address, and sequential - all independent of WC state. The WC pin disables all writes when high, but allows address byte acknowledgment without data acceptance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16 K × 8), enabling storage of firmware patches or configuration profiles in resource-constrained embedded systems |
| I²C speed modes | Supports 1 MHz (Fast-mode Plus), 400 kHz (Fast-mode), and 100 kHz (Standard-mode) - ensures interoperability across legacy and high-speed controllers |
| Page size | 64-byte page write buffer - reduces I²C transaction count for bulk updates and improves effective write throughput |
| Supply voltage | 1.7 V to 5.5 V (–40 °C to +85 °C) - enables direct interface with 1.8 V, 3.3 V, and 5 V logic domains without level shifting |
| Endurance | >4 million write/erase cycles - supports frequent recalibration logging in industrial sensors or metering devices |
| Data retention | >200 years at +85 °C - guarantees long-term integrity of calibration constants or security keys in unattended equipment |
| ESD/latch-up | Enhanced protection per JEDEC JS-001 and JESD78 - improves robustness in noisy factory-floor or automotive body-control environments |
Pinout & Package
Package: TSSOP8 (169 mil width), lead-free ECOPACK2-compliant, surface-mount with exposed pad not present. Pin 1 identified by notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Return path for all internal circuitry; requires low-impedance connection to system GND plane |
| WC | Write control input | Active-high hardware lock: disables all write operations while allowing read access and address acknowledgment |
| E1 | Chip enable input | Configures bit b2 of 7-bit I²C device address; must be tied to VCC or VSS - floating reads as low |
| E0 | Chip enable input | Configures bit b1 of 7-bit I²C device address; determines slave address uniqueness on shared bus |
| VCC | Supply voltage | Power rail for core and I/O; requires 10–100 nF decoupling capacitor placed adjacent to pin |
| E2 | Chip enable input | Configures bit b3 of 7-bit I²C device address; enables up to eight devices on same I²C bus |
| SCL | Serial clock input | Master-generated clock signal; open-drain compatible; requires external pull-up resistor (1–10 kΩ typical) |
| SDA | Serial data I/O | Open-drain bidirectional line; shares bus with other I²C targets; requires same pull-up as SCL |
Key Features
| Feature | Design Value |
|---|---|
| Hardware write protection | WC pin disables writes without software overhead - prevents corruption during power transients or firmware faults |
| Multi-voltage operation | 1.7–5.5 V range eliminates need for external voltage translators in mixed-supply systems |
| Fast-mode Plus support | 1 MHz clock tolerance enables faster parameter loading in time-critical boot sequences |
| Identification page (M24128-D variant only) | 64-byte dedicated area for permanent locking of calibration IDs or security tokens - not applicable to M24128-BFMB6TG |
| Polling-ready ACK response | Allows host MCU to detect write completion without fixed delays - improves deterministic timing in real-time applications |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module |
|---|---|
Use Scenario: Storing I/O mapping tables and alarm thresholds in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed via I²C during startup and runtime reconfiguration. Use Value: Enables field-upgradable logic configurations without requiring external microcontroller firmware changes or EEPROM programming fixtures. | Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles across ignition cycles in entry-level vehicle platforms. IC Role / Device Role / Timing Role: Dedicated configuration EEPROM interfaced directly to 3.3 V body controller MCU over 400 kHz I²C. Use Value: Guarantees >200-year data retention at cabin temperatures, eliminating battery-backed SRAM and associated leakage concerns. |
| Medical Sensor Calibration Data | Smart Energy Meter Firmware Patch Log |
Use Scenario: Recording factory-calibrated gain/offset coefficients and temperature compensation curves for analog front-end sensors in portable diagnostic devices. IC Role / Device Role / Timing Role: Secure, write-protected storage location accessed only during sensor initialization or recalibration routines. Use Value: Hardware WC pin prevents accidental overwrites during routine diagnostics, ensuring measurement traceability meets ISO 13485 requirements. | Use Scenario: Logging versioned firmware patch metadata (timestamp, CRC, patch ID) in utility-grade electricity meters operating in outdoor substations. IC Role / Device Role / Timing Role: High-endurance EEPROM used for append-only event logging with 4M-cycle write budget distributed across 16-Kbyte address space. Use Value: Supports >10 years of daily patch logging at 100 entries/year, validated under extended temperature cycling (-40 °C to +85 °C). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128C-SSHL-T (Microchip) | Same 128-Kbit density and I²C interface, but rated only to 1.7–5.5 V at –40 °C to +85 °C; no WC pin - write protection relies on software address locking | Lacks hardware write disable; unsuitable where power-fail write corruption risk exists | Select when cost sensitivity outweighs need for hardware-level write safety |
| BR24G128FJ-WE2 (ROHM) | 128-Kbit I²C EEPROM with 1.7–5.5 V operation and WC pin; supports only up to 400 kHz - no Fast-mode Plus (1 MHz) capability | Incompatible with high-speed I²C masters requiring >400 kHz clock rates | Select for cost-optimized designs where 400 kHz bus speed suffices and footprint matches SOP-J8 |
Compared with AT24C128C-SSHL-T and BR24G128FJ-WE2, M24128-BFMB6TG uniquely combines 1 MHz I²C support, hardware WC pin, and full industrial temperature range - making it optimal for time-critical, safety-aware embedded systems requiring guaranteed write inhibition during brownout conditions.
Availability
M24128-BFMB6TG is available at Aetrix Electronics and suitable for industrial PLC configuration storage, automotive body control modules, medical sensor calibration data retention, and smart energy meter firmware patch logging requiring stable component supply across multi-year production cycles.
Supply support for M24128-BFMB6TG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory products for industrial, automotive, and consumer markets.
M24128-BFMB6TG belongs to ST's M24 serial EEPROM product line, engineered specifically for robust, low-power, multi-voltage nonvolatile storage in space- and reliability-constrained embedded systems.
FAQ
What is the function of the WC pin on M24128-BFMB6TG?
The WC (Write Control) pin is an active-high hardware lock that disables all write operations - including byte, page, and identification page writes - while still permitting read access and acknowledgment of device address bytes. When driven high, incoming data bytes receive NO ACK, preventing unintended modifications during power transitions or firmware anomalies. It requires no software intervention and operates independently of I²C clock or data states.
Does M24128-BFMB6TG support the identification page feature?
No. The identification page (64-byte dedicated area with permanent lock capability) is exclusive to M24128-D variants (e.g., M24128-DF). M24128-BFMB6TG is a standard-density part without this feature - its memory map consists solely of the main 16-Kbyte array. Datasheet DS6639 explicitly restricts identification page functionality to part numbers ending in "-D".
Can M24128-BFMB6TG operate at 1.6 V?
No - M24128-BFMB6TG is specified for 1.7 V to 5.5 V operation across –40 °C to +85 °C. While some M24128-BF variants may support 1.6 V under restricted conditions (e.g., limited temperature range or reduced speed), the BFMB6TG suffix denotes the TSSOP8 package with full industrial-range validation at 1.7 V minimum. Operation below 1.7 V is outside specification and not guaranteed.
How many unique I²C addresses can be configured using E0–E2 pins?
Three chip-enable inputs (E2, E1, E0) allow eight unique 7-bit I²C addresses (1010xxxR/W), where xxx corresponds to the binary value set by tying each pin to VCC (1) or VSS (0). All combinations are valid and electrically verified in the TSSOP8 package. Floating pins default to low (0), so unused pins must be intentionally terminated to avoid ambiguous addressing in multi-device systems.
M24128-BFMB6TG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UFDFPN (2x3)
M24128-BFMB6TG FAQ
1.How can I place an order for M24128-BFMB6TG through Aetrix?
Please submit a Request for Quotation (RFQ) for M24128-BFMB6TG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24128-BFMB6TG reliable?
The price and inventory of M24128-BFMB6TG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-BFMB6TG is usually 5 days.
3.What payment methods are accepted for M24128-BFMB6TG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-BFMB6TG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24128-BFMB6TG?
M24128-BFMB6TG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24128-BFMB6TG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24128-BFMB6TG?
For technical support, including M24128-BFMB6TG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-BFMB6TG requirements.
6.How does Aetrix verify that M24128-BFMB6TG is sourced from the original manufacturer or authorized distributors?
All M24128-BFMB6TG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-BFMB6TG meets industry standards.
7.What is the process for return or replacement of M24128-BFMB6TG?
All M24128-BFMB6TG units undergo pre-shipment inspection (PSI). If there is an issue with M24128-BFMB6TG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24128-BFMB6TG part is unused and in its original packaging.
Return procedure for M24128-BFMB6TG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24128-BFMB6TG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
