STMicroelectronics M24128-BFMH6TG
- Part No.:
- M24128-BFMH6TG
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 5-UFDFN
- Datasheet:
-
M24128-BFMH6TG.pdf
- Description:
- IC EEPROM 128KBIT I2C 5UFDFPN
- Quantity:
- Payment:

- Shipping:

Inventory:104,095
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24128-BFMH6TG from STMicroelectronics is a 128-Kbit I²C-compatible serial EEPROM organized as 16 K × 8 bits, operating across 1.7 V–5.5 V supply and -40 °C to +85 °C ambient range. It supports 1 MHz Fast-mode Plus, 400 kHz Fast-mode, and 100 kHz Standard-mode I²C bus operation, features 64-byte page write capability, hardware write protection via WC pin, and includes enhanced ESD/latch-up protection with >4 million write cycles and >200-year data retention. It is used in industrial sensor calibration storage and embedded system configuration backup.
For engineers reviewing the M24128-BFMH6TG datasheet, M24128-BFMH6TG pinout, M24128-BFMH6TG application, or M24128-BFMH6TG equivalent, key selection considerations include I²C clock compatibility up to 1 MHz, 1.7 V minimum operating voltage, 64-byte page size for efficient firmware parameter updates, hardware write control (WC) for robust field-programming safety, and ECOPACK2-compliant TSSOP8 package suitability for space-constrained PCB layouts.
Technical Context
The device implements a standard I²C target protocol with 7-bit device address (1010xxxR/W), where E2–E0 pins configure the three LSBs of the address-on TSSOP8, these are bonded and fixed to logic low (000), yielding device address 0xA0 for memory array access. Internal architecture includes an ECC engine (process-dependent) that corrects single-bit errors per 4-byte group without protocol visibility.
Write operations require a STOP condition to trigger internal tW ≤ 5 ms write cycle; polling on ACK enables host synchronization. Read modes support random, current-address, and sequential reads-with automatic address rollover at memory boundary-and are fully independent of WC state. The WC pin disables all writes when high, but allows address byte acknowledgment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 128 Kbit (16 K × 8), enabling storage of full bootloader config or multi-sensor calibration tables |
| I²C speed modes | Supports 1 MHz (Fast-mode Plus), 400 kHz (Fast-mode), and 100 kHz (Standard-mode) - compatible with legacy and high-speed microcontrollers |
| Supply voltage range | 1.7 V to 5.5 V (-40 °C to +85 °C); enables direct interface with 1.8 V, 3.3 V, and 5 V systems without level shifters |
| Page write size | 64 bytes per page - minimizes I²C transaction count for bulk parameter updates (e.g., 16× 4-byte float values) |
| Write endurance | >4 million write cycles - sufficient for daily firmware revision logging over 10+ years in industrial gateways |
| Data retention | >200 years at +25 °C - ensures long-term reliability in unpowered storage applications like medical device calibration archives |
| Write protection | Hardware WC pin disables all writes when high - prevents accidental overwrites during hot-plug or brown-out conditions |
Pinout & Package
Package: TSSOP8 (169 mil width), ECOPACK2-compliant, surface-mount, 8-pin thin shrink small outline package with exposed pad option not applicable. Pin 1 marked by notch or dot; pin numbering follows standard counter-clockwise convention from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Return path for all internal circuitry; must be connected to system ground plane with low-impedance trace |
| WC | Write control input | Active-low enable: drives high to inhibit all writes; floating or low enables write operations - critical for field-safe firmware updates |
| E1 | Chip enable input | Bonded low in TSSOP8; sets bit-2 of 7-bit I²C address to 0 - fixes device address to 0xA0/0xA1 for memory array access |
| E0 | Chip enable input | Bonded low in TSSOP8; sets bit-1 of 7-bit I²C address to 0 - ensures deterministic addressing without external pull-ups |
| VCC | Power supply | 1.7–5.5 V DC input; requires local 10–100 nF decoupling capacitor between VCC and VSS near package pins |
| E2 | Chip enable input | Bonded low in TSSOP8; sets bit-0 of 7-bit I²C address to 0 - eliminates address ambiguity in multi-device I²C buses |
| SCL | Serial clock input | Master-generated clock up to 1 MHz; open-drain compatible; requires external pull-up resistor (typically 2.2–10 kΩ) |
| SDA | Serial data I/O | Open-drain bidirectional line; shares bus with other I²C devices; requires same pull-up as SCL; supports ACK/NACK signaling |
Key Features
| Feature | Design Value |
|---|---|
| ECOPACK2-compliant packaging | TSSOP8 meets RoHS, halogen-free, and lead-free soldering requirements - qualified for industrial reflow profiles (J-STD-020) |
| Hardware write protection (WC) | Dedicated pin disables all write commands when asserted high - eliminates need for software lock bits or command-based security |
| 64-byte page write buffer | Enables burst programming of up to 64 bytes per I²C transaction - reduces bus occupancy by 94% vs. byte-write for 64-byte payloads |
| Enhanced reliability | ESD rating ≥4 kV HBM and latch-up immunity per JESD78 - suitable for deployment in noisy factory-floor environments |
| Wide temperature operation | -40 °C to +85 °C guaranteed performance - supports outdoor metering, automotive body control, and industrial PLC modules |
Applications
| Industrial Sensor Calibration | Smart Meter Configuration Storage |
|---|---|
|
Use Scenario: Storing factory-calibrated coefficients for temperature, pressure, and humidity sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Non-volatile configuration register holding 16-bit linearization parameters and offset corrections, accessed at power-on reset. Use Value: Enables field-replaceable sensor modules without recalibration - each module retains unique calibration data across 200+ year retention window. |
Use Scenario: Retaining tariff schedules, billing counters, and communication settings in electricity/water/gas meters with tamper detection. IC Role / Device Role / Timing Role: Secure parameter vault storing encrypted billing logs and time-of-use rate tables, updated only during authorized firmware sessions. Use Value: WC pin hard-wires write disable during normal operation - prevents unauthorized rate manipulation while allowing secure OTA updates via controlled WC assertion. |
| Medical Device Bootloader Settings | Automotive Body Control Module (BCM) |
|
Use Scenario: Holding boot sequence flags, firmware version hashes, and diagnostic history in portable ultrasound or infusion pumps. IC Role / Device Role / Timing Role: Fail-safe boot configuration store accessed before main MCU initialization; survives brown-out and cold reset events. Use Value: 1.7 V minimum VCC ensures reliable read during battery sag - critical for life-critical devices operating down to single-cell Li-ion voltage. |
Use Scenario: Saving seat position memory, mirror angle presets, and lighting profiles in vehicle door modules and central gateways. IC Role / Device Role / Timing Role: Persistent user preference storage interfaced directly to 3.3 V CAN microcontroller I²C peripheral. Use Value: 1 MHz I²C support enables fast profile load (<5 ms) at ignition-on - delivers responsive UX without MCU polling delays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128C-SSHL-T (Microchip) | Same 128 Kbit capacity, 1 MHz I²C, but 1.7–5.5 V range only specified for -40 °C to +125 °C; no WC pin - relies on software write protection | Lacks hardware write inhibit - unsuitable for tamper-resistant metering or medical devices requiring physical write disable | Select when extended temperature range beyond +85 °C is required and software-controlled write security suffices |
| BR24G128FJ-3GE2 (ROHM) | 128 Kbit, 1 MHz I²C, 1.7–5.5 V, includes WC pin; however, page size is 32 bytes (vs. 64) and endurance is 1 million cycles (vs. 4M) | Lower page efficiency increases I²C overhead for large config blocks; reduced endurance limits daily log update frequency | Prefer for cost-sensitive consumer applications where 32-byte page alignment matches existing firmware layout |
Compared with AT24C128C and BR24G128FJ, M24128-BFMH6TG uniquely combines 64-byte page writes, hardware WC pin, and 4M-cycle endurance in a TSSOP8 ECOPACK2 package - making it optimal for industrial and medical designs demanding both robustness and bus efficiency.
Availability
M24128-BFMH6TG is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter configuration storage, and medical device bootloader settings requiring stable component supply across extended product lifecycles.
Supply support for M24128-BFMH6TG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
M24128-BFMH6TG belongs to the M24 serial EEPROM product line, engineered specifically for high-reliability, low-power, I²C-based non-volatile storage in space- and power-constrained embedded systems.
FAQ
Does M24128-BFMH6TG support 1 MHz I²C operation across its full temperature range?
Yes, M24128-BFMH6TG guarantees 1 MHz Fast-mode Plus I²C operation from -40 °C to +85 °C, as confirmed in DS6639 Rev 33 Section 8 AC characteristics. This includes full timing compliance for setup, hold, and pulse widths under worst-case voltage (1.7 V) and temperature conditions - no derating required for industrial use cases.
What is the function of the WC pin, and can it be left floating?
The WC (Write Control) pin disables all write operations when driven high. When left floating or pulled low, writes are enabled. Per Section 2.4 of DS6639, floating WC is interpreted as logic low - but for robust field operation, ST recommends explicit pull-down to avoid noise-induced write inhibition. It does not affect read operations.
Is the identification page available on M24128-BFMH6TG?
No. The 64-byte identification page is exclusive to M24128-D variants (e.g., M24128-DF). M24128-BF series, including M24128-BFMH6TG, lacks this feature - its memory map consists solely of the main 16-Kbyte array. Device select code for ID page access (1011xxxx) is not recognized.
How does the ECC functionality behave in M24128-BFMH6TG?
ECC is process-dependent: present only in devices marked with process letter A or K (visible in top-marking laser code). When active, it transparently corrects single-bit errors per 4-byte group during reads. Writes to any byte in a group cycle all four bytes - so endurance is allocated at group level, not per byte, as defined in Table 11 of DS6639.
M24128-BFMH6TG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 5-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-UFDFPN (1.7x1.4)
M24128-BFMH6TG FAQ
1.How can I place an order for M24128-BFMH6TG through Aetrix?
Please submit a Request for Quotation (RFQ) for M24128-BFMH6TG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24128-BFMH6TG reliable?
The price and inventory of M24128-BFMH6TG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-BFMH6TG is usually 5 days.
3.What payment methods are accepted for M24128-BFMH6TG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-BFMH6TG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24128-BFMH6TG?
M24128-BFMH6TG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24128-BFMH6TG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24128-BFMH6TG?
For technical support, including M24128-BFMH6TG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-BFMH6TG requirements.
6.How does Aetrix verify that M24128-BFMH6TG is sourced from the original manufacturer or authorized distributors?
All M24128-BFMH6TG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-BFMH6TG meets industry standards.
7.What is the process for return or replacement of M24128-BFMH6TG?
All M24128-BFMH6TG units undergo pre-shipment inspection (PSI). If there is an issue with M24128-BFMH6TG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24128-BFMH6TG part is unused and in its original packaging.
Return procedure for M24128-BFMH6TG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24128-BFMH6TG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

