My Inquiry
My Account
STMicroelectronics M24128-BRDW6TP
- Part No.:
- M24128-BRDW6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M24128-BRDW6TP.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:18,328
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24128-BRDW6TP from STMicroelectronics is a 128-Kbit I²C-compatible EEPROM organized as 16 K × 8 bits, operating from 1.7 V to 5.5 V over –40 °C to +85 °C, supporting 1 MHz Fast-mode Plus, 400 kHz Fast-mode, and 100 kHz Standard-mode I²C bus protocols, with 64-byte page write capability and hardware write protection via WC pin - used for secure parameter storage in industrial control modules.
For engineers reviewing the M24128-BRDW6TP datasheet, M24128-BRDW6TP pinout, M24128-BRDW6TP application, or M24128-BRDW6TP equivalent, key selection criteria include supply voltage range (1.7–5.5 V), I²C clock compatibility up to 1 MHz, 5 ms max write cycle time, 4 million write endurance, and hardware-based memory protection using the WC input.
Technical Context
The device implements an I²C target-only interface with open-drain SDA and CMOS-compatible SCL, requiring external pull-up resistors. Chip enable (E2/E1/E0) sets the 3 LSBs of the 7-bit device address, enabling up to eight devices on one bus; in the UFDFPN5 package (used in M24128-BRDW6TP), E0–E2 are internally tied low, fixing the address to 0x50 for memory array access.
Internal architecture includes a page latch buffer, ECC logic (on process-A/K variants), and a power-on reset circuit that prevents spurious writes during power ramp-up. Write operations trigger an internal tW ≤ 5 ms cycle; polling via ACK/NACK on repeated START+device address is supported to detect completion without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16 K × 8), directly addressable via 16-bit I²C address field |
| I²C speed modes | Supports 1 MHz (Fast-mode Plus), 400 kHz (Fast-mode), and 100 kHz (Standard-mode) - enables flexible system clock budgeting |
| Supply voltage | 1.7 V to 5.5 V (–40 °C to +85 °C); allows direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V microcontrollers |
| Write endurance | ≥ 4 million cycles per memory location - supports long-term logging and configuration updates |
| Data retention | ≥ 200 years at 85 °C - ensures firmware/parameter integrity across product lifetime |
| Page size | 64 bytes - optimizes burst-write efficiency while minimizing bus occupancy vs. byte-write overhead |
| Write protection | Hardware-controlled via WC pin - disables all writes when high, independent of software state or I²C command |
Pinout & Package
Package: UFDFPN5 (1.7 mm × 1.4 mm, 0.5 mm pitch, 5-pin DFN). E0, E1, and E2 pins are not bonded out and internally pulled low; only SDA, SCL, VCC, VSS, and WC are functional terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SDA | Serial data I/O | Open-drain bidirectional line; requires external pull-up; shares bus with other I²C targets |
| 2: SCL | Serial clock input | CMOS-level input; clocked by master; defines timing for data sampling and ACK generation |
| 3: WC | Write control input | Active-high hardware lock; disables all write instructions (byte/page/ID page) when driven high |
| 4: VCC | Supply voltage | 1.7–5.5 V DC; decoupling capacitor (10–100 nF) required near pin for noise immunity |
| 5: VSS | Ground reference | Return path for VCC; must be low-impedance connection to minimize ground bounce during write cycles |
Key Features
| Feature | Design Value |
|---|---|
| Hardware write protection | WC pin physically disables all write operations - eliminates risk of accidental overwrite during firmware update or brown-out |
| Multi-voltage operation | 1.7–5.5 V range enables drop-in use across 1.8 V logic families (e.g., STM32L4) and 5 V legacy systems without level shifters |
| Fast-mode Plus support | 1 MHz I²C clock tolerance reduces transaction time by 2.5× vs. 400 kHz mode - critical for high-throughput calibration data loading |
| Enhanced reliability | 4 million write cycles + 200-year data retention - validated under JEDEC JESD22-A117 stress conditions for industrial deployment |
| ECOPACK2 compliance | Halogen-free, RoHS-compliant packaging with lead-free terminations - meets IPC/JEDEC J-STD-020 reflow profiles |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Vault |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and firmware revision flags in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Nonvolatile configuration register - retains settings across AC power loss and cold resets; accessed via I²C during boot initialization. Use Value: Enables field-upgradable logic configurations without requiring external programming hardware; WC pin prevents corruption during hot-swap module insertion. | Use Scenario: Securing sensor offset/gain coefficients and regulatory audit logs in portable ultrasound and infusion pump controllers. IC Role / Device Role / Timing Role: Tamper-resistant calibration vault - write-protected via WC during normal operation; unlocked only during certified service mode. Use Value: Meets IEC 62304 Class C software requirements for data integrity; 200-year retention satisfies 10+ year device lifecycle mandates. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Holding seat position presets, mirror angle offsets, and lighting profiles in automotive BCMs operating across –40 °C to +85 °C ambient. IC Role / Device Role / Timing Role: Automotive-grade parameter store - AEC-Q100 Grade 2 qualified variant used; accessed during ignition-on sequence via CAN-to-I²C gateway MCU. Use Value: 1.7 V minimum VCC supports operation during cranking (battery dip to ~6.5 V → 1.8 V rail); ECC logic corrects single-bit errors induced by ESD events. | Use Scenario: Storing encrypted firmware delta patches and cryptographic keys in ANSI C12.22-compliant smart meters deployed in utility substations. IC Role / Device Role / Timing Role: Secure patch staging area - writes occur only during authenticated OTA sessions; WC pin asserted during normal metering operation. Use Value: 4 million write cycles accommodate >100 firmware updates over 20-year field life; 5 ms page write enables sub-100 ms patch commit latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128C-SSHL-T (Microchip) | Same 128 Kbit density, but only supports up to 1 MHz in Fast-mode (not Fast-mode Plus); no WC pin - write protection relies on software address locking | Lacks hardware-level write disable; unsuitable where physical tamper resistance is mandated (e.g., medical audit logs) | Select if I²C bus operates ≤ 400 kHz and software-controlled protection suffices |
| BR24G128FJ-WE2 (ROHM) | 128 Kbit, 1.7–5.5 V, supports 1 MHz, includes WC pin, but uses TSSOP8 package (3.0 × 4.4 mm) - 3.5× larger footprint than UFDFPN5 | Not suitable for space-constrained designs like wearable medical sensors or compact energy meters | Select if board layout permits larger package and legacy TSSOP reflow compatibility is required |
Compared with AT24C128C and BR24G128FJ, M24128-BRDW6TP uniquely combines Fast-mode Plus support, hardware WC pin, and ultra-compact UFDFPN5 packaging - making it optimal for high-density, safety-critical, and fast-boot embedded systems.
Availability
M24128-BRDW6TP is available at Aetrix Electronics and suitable for industrial PLC configuration storage, medical device calibration data vaults, automotive body control modules, and smart energy meter firmware patch storage requiring stable component supply across extended temperature and voltage ranges.
Supply support for M24128-BRDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, analog ICs, MEMS, and nonvolatile memory for industrial, automotive, and consumer applications.
The M24128 series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, multi-voltage I²C-based configuration and calibration storage in harsh environments - emphasizing write endurance, data retention, and hardware security.
FAQ
What is the function of the WC pin on M24128-BRDW6TP?
The WC (Write Control) pin is an active-high hardware lock that disables all write operations - including byte write, page write, and identification page write - when driven high. It does not affect read operations. This provides physical-level protection against accidental or malicious overwrites, independent of I²C command execution or MCU firmware state.
Does M24128-BRDW6TP support 1 MHz I²C communication in all operating conditions?
Yes - M24128-BRDW6TP supports 1 MHz Fast-mode Plus I²C operation across its full rated temperature range (–40 °C to +85 °C) and supply voltage range (1.7 V to 5.5 V), as verified in DS6639 Rev 33 AC characteristics Tables 16 and 17. No derating is required for speed at temperature or voltage extremes.
How many devices can share the same I²C bus with M24128-BRDW6TP?
Up to eight M24128-BRDW6TP devices can coexist on one I²C bus, as chip enable inputs E2/E1/E0 allow unique 3-bit address configuration. However, in the UFDFPN5 package (M24128-BRDW6TP), E0–E2 are unconnected and internally pulled low, fixing the base address to 0x50 - so only one such device per bus unless external address translation is implemented.
Is the identification page available in M24128-BRDW6TP?
No - the identification page (64-byte additional memory block with permanent lock capability) is exclusive to M24128-D variants (e.g., M24128-DF). The M24128-BR family, including M24128-BRDW6TP, does not include this feature; its memory map is strictly 16 K × 8 bits (128 Kbit) without auxiliary pages.
M24128-BRDW6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M24128-BRDW6TP FAQ
1.How can I place an order for M24128-BRDW6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M24128-BRDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24128-BRDW6TP reliable?
The price and inventory of M24128-BRDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-BRDW6TP is usually 5 days.
3.What payment methods are accepted for M24128-BRDW6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-BRDW6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24128-BRDW6TP?
M24128-BRDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24128-BRDW6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24128-BRDW6TP?
For technical support, including M24128-BRDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-BRDW6TP requirements.
6.How does Aetrix verify that M24128-BRDW6TP is sourced from the original manufacturer or authorized distributors?
All M24128-BRDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-BRDW6TP meets industry standards.
7.What is the process for return or replacement of M24128-BRDW6TP?
All M24128-BRDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M24128-BRDW6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24128-BRDW6TP part is unused and in its original packaging.
Return procedure for M24128-BRDW6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24128-BRDW6TP Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
