Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M24128-DFMC6TG

Name: M24128-DFMC6TG
Brand: STMicroelectronics
SKU: M24128-DFMC6TG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M24128-DFMC6TG

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-UFDFN Exposed Pad

Datasheet:: M24128-DFMC6TG.pdf

Description:: IC EEPROM 128KBIT I2C 8UFDFPN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:14,516

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M24128-DFMC6TG from STMicroelectronics is a 128-Kbit I²C-compatible EEPROM organized as 16 K × 8 bits, featuring 64-byte page write, hardware write protection via WC pin, and an additional 64-byte identification page permanently lockable in read-only mode. It operates across 1.7 V–5.5 V at -40 °C to +85 °C and supports I²C Fast-mode Plus (1 MHz), used for secure parameter storage in industrial sensor nodes and embedded control modules.

For engineers reviewing the M24128-DFMC6TG datasheet, M24128-DFMC6TG pinout, M24128-DFMC6TG application, or M24128-DFMC6TG equivalent, key selection considerations include its 1.7 V minimum supply voltage, 5 ms max write cycle time, identification page locking capability, and compatibility with SO8N/TSSOP8/UFDFPN8/WLCSP8 packages - all critical for low-voltage, tamper-resistant firmware configuration storage.

Technical Context

This EEPROM implements a dedicated I²C target interface with full support for Standard-mode (100 kHz), Fast-mode (400 kHz), and Fast-mode Plus (1 MHz) clock rates. Its internal architecture includes a page latch, ECC logic (on process-A/K variants), and a POR circuit that prevents spurious writes during power-up.

The device uses three chip-enable inputs (E2, E1, E0) to configure its 7-bit I²C address (1010xxxR/W), and a dedicated WC pin to globally inhibit all write operations when driven high - a hardware-level protection mechanism independent of software state.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	128 Kbit (16 K × 8), enabling storage of calibration data, device IDs, or small firmware patches in space-constrained designs.
Page size	64-byte pages, allowing efficient bulk writes without exceeding internal latch capacity or triggering roll-over within a single page boundary.
Write cycle time	≤5 ms for byte and page writes, defining minimum inter-write delay and enabling deterministic timing in real-time configuration updates.
Supply voltage range	1.7 V to 5.5 V (–40 °C to +85 °C), supporting direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers without level-shifting.
Endurance	>4 million write cycles per memory location, ensuring long-term reliability in field-updatable systems with frequent parameter changes.
Data retention	>200 years at +25 °C, guaranteeing nonvolatile storage integrity over product lifetime without refresh.
I²C speed modes	Supports 100 kHz, 400 kHz, and 1 MHz - enabling high-throughput configuration loading in production programming or fast runtime reads in responsive control loops.

Pinout & Package

Package: UFDFPN8 (2 mm × 3 mm, 0.5 mm pitch, ECOPACK2-compliant). This 8-pin DFN exposes all functional terminals including chip-enable inputs and write control, suitable for automated optical inspection and high-density PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
VSS	Ground reference	Return path for all internal logic and I/O; must be decoupled near package with 10–100 nF capacitor to suppress noise-induced glitches.
WC	Write control input	Hardware-level write inhibit: drives internal write logic inactive when high; floating or low enables writes - no software dependency.
E1, E0	Chip enable address inputs	Set bits b2–b1 of 7-bit I²C address (1010E2E1E0R/W); tied to VSS/VCC to select one of eight possible addresses on shared bus.
VCC	Power supply	Accepts 1.7–5.5 V; internal POR ensures no command execution until stable - eliminates need for external reset sequencing.
E2	Chip enable address input	Set bit b3 of I²C address; combined with E1/E0, enables multi-device addressing without external address jumpers.
SCL	Serial clock input	Master-generated clock up to 1 MHz; device samples SDA on rising edge and requires stable setup/hold timing per I²C spec.
SDA	Serial data I/O	Open-drain bidirectional line requiring external pull-up; supports wired-AND bus topology with multiple targets.

Key Features

Feature	Design Value
Identification page with permanent lock	64-byte dedicated area for storing immutable parameters (e.g., serial numbers, cryptographic keys); once locked, no further writes possible - prevents accidental or malicious overwrite.
Hardware write protection (WC pin)	Physical disable of all write operations independent of firmware state - essential for fail-safe operation during brown-out or MCU crash scenarios.
Enhanced ESD/latch-up immunity	Withstands ≥4 kV HBM ESD and robust latch-up immunity, reducing risk of field failure in handling or noisy industrial environments.
ECOPACK2-compliant packaging	Halogen-free, RoHS-compliant UFDFPN8 package with optimized thermal resistance and solderability for lead-free reflow processes.

Applications

Industrial Sensor Calibration

Medical Device Configuration

Use Scenario: Storing factory-calibrated sensor offsets and temperature compensation coefficients in wireless pressure transmitters.

IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed at boot and during field recalibration; I²C Fast-mode (400 kHz) enables sub-10 ms read latency.

Use Value: Eliminates need for external OTP or flash; identification page locks calibration constants against runtime corruption.

Use Scenario: Holding user-configurable therapy parameters (e.g., dose limits, alarm thresholds) in portable insulin pumps.

IC Role / Device Role / Timing Role: Secure configuration register with hardware write protection (WC pin) preventing unauthorized changes during operation.

Use Value: Meets IEC 62304 safety requirements by enforcing immutable settings via physical pin control - no software bypass possible.

Automotive Body Control Module

Smart Energy Metering

Use Scenario: Recording door actuator learning positions and seat memory profiles in 12 V vehicle subsystems.

IC Role / Device Role / Timing Role: Low-voltage EEPROM operating down to 1.7 V during cold-crank conditions; withstands automotive temperature range (–40 °C to +85 °C).

Use Value: Enables reliable parameter persistence without backup battery or supercapacitor - reduces BOM cost and board area.

Use Scenario: Storing tariff schedules, meter serial number, and firmware version in ANSI C12.22-compliant smart meters.

IC Role / Device Role / Timing Role: Tamper-resistant storage with identification page lock; ECC logic (process-A/K) corrects single-bit errors from radiation or aging.

Use Value: Ensures 200-year data integrity and meets ANSI C12.22 data retention mandates without periodic refresh.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C128C-SSHL-T	128 Kbit I²C EEPROM; 1.7–5.5 V; no identification page; max 1 MHz clock; 1 million endurance cycles.	Lacks hardware-lockable ID page and ECC; lower endurance reduces suitability for high-frequency logging.	Select when ID page lock and >4M cycle endurance are not required - lower cost for basic parameter storage.
BR24G128FJ-WE2	128 Kbit I²C EEPROM; 1.6–5.5 V; built-in write protect (WP) pin; no identification page; 1 million cycles.	Includes WP pin but no lockable ID page; lacks ECC and has lower endurance than M24128-DF.	Prefer for ultra-low-voltage (1.6 V) operation where ID page security is secondary to supply margin.

Compared with AT24C128C-SSHL-T and BR24G128FJ-WE2, the M24128-DFMC6TG provides unique hardware-enforced ID page locking and ECC-enhanced reliability - making it optimal for safety-critical or long-life deployments where parameter immutability and bit-error resilience are mandatory.

Availability

M24128-DFMC6TG is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply across extended temperature and voltage ranges.

Supply support for M24128-DFMC6TG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.

The M24128 series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, and secure nonvolatile storage in mission-critical embedded systems with stringent reliability and longevity requirements.

FAQ

What is the function of the WC pin on M24128-DFMC6TG?

The WC (Write Control) pin is a hardware-level write inhibit input. When driven high, it disables all write operations - including byte, page, and identification page writes - regardless of I²C command or software state. This provides fail-safe protection against unintended writes during power transients or MCU faults. The pin is active-low enabled, and may be left floating to default to write-enabled mode.

Does M24128-DFMC6TG support I²C clock stretching?

No, the M24128-DFMC6TG does not support I²C clock stretching. It is a pure I²C target with fixed internal timing; all operations complete within guaranteed t_W (≤5 ms) or AC timing limits. The device relies on ACK polling (via repeated Start + device address) to detect write completion, rather than holding SCL low. This simplifies bus arbitration but requires host-side polling logic.

How is the identification page locked, and can it be unlocked?

The identification page is locked using a dedicated "Lock ID" instruction: send device address 1011xxxR/W with A10 = 1 and data byte = xxxx xx1x (bit 1 = 1). Once executed, the lock is permanent and irreversible - no command or voltage sequence can unlock it. This one-time hardware fuse ensures cryptographic keys or serial numbers remain immutable for the device's lifetime.

Which package variant corresponds to the 'MC6TG' suffix in M24128-DFMC6TG?

The 'MC6TG' suffix denotes the UFDFPN8 (2 mm × 3 mm) package with ECOPACK2 compliance, 0.5 mm pitch, and wettable flank leads for automated optical inspection. This is confirmed by STMicroelectronics' ordering information in DS6639 Rev 33: 'MC6' = UFDFPN8, 'T' = tape-and-reel, 'G' = RoHS-compliant finish. Pin 1 marking is located at the top-left corner adjacent to E0.

M24128-DFMC6TG Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-UFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 128Kbit

Memory Organization:: 16K x 8

Memory Interface:: I2C

Clock Frequency:: 1 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 450 ns

Voltage - Supply:: 1.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-UFDFPN (2x3)

M24128-DFMC6TG FAQ

1.How can I place an order for M24128-DFMC6TG through Aetrix?

Please submit a Request for Quotation (RFQ) for M24128-DFMC6TG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M24128-DFMC6TG reliable?

The price and inventory of M24128-DFMC6TG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-DFMC6TG is usually 5 days.

3.What payment methods are accepted for M24128-DFMC6TG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-DFMC6TG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M24128-DFMC6TG?

M24128-DFMC6TG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M24128-DFMC6TG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M24128-DFMC6TG?

For technical support, including M24128-DFMC6TG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-DFMC6TG requirements.

6.How does Aetrix verify that M24128-DFMC6TG is sourced from the original manufacturer or authorized distributors?

All M24128-DFMC6TG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-DFMC6TG meets industry standards.

7.What is the process for return or replacement of M24128-DFMC6TG?

All M24128-DFMC6TG units undergo pre-shipment inspection (PSI). If there is an issue with M24128-DFMC6TG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M24128-DFMC6TG part is unused and in its original packaging.

Return procedure for M24128-DFMC6TG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…