My Inquiry
My Account
STMicroelectronics M24128-DRDW3TP/K
- Part No.:
- M24128-DRDW3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M24128-DRDW3TP/K.pdf
- Description:
- IC EEPROM 128KBIT I2C 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:11,010
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24128-DRDW3TP/K from STMicroelectronics is an automotive-grade 128-Kbit I²C serial EEPROM with AEC-Q100 Grade 1 qualification, operating from -40 °C to 125 °C and supporting 1 MHz clock speed. It features 16 Kbyte memory organized in 256 pages of 64 bytes, includes a dedicated 64-byte lockable Identification Page, and delivers 4 million write cycles at 25 °C with 50-year data retention at 125 °C. It is used for calibration storage, VIN logging, and configuration persistence in engine control units.
For engineers reviewing the M24128-DRDW3TP/K datasheet, M24128-DRDW3TP/K pinout, M24128-DRDW3TP/K application, or M24128-DRDW3TP/K equivalent, key selection criteria include automotive temperature compliance (-40 °C to 125 °C), 1 MHz I²C timing support, page-write capability (64-byte boundary), WC pin-based hardware write protection, and ECOPACK2® RoHS/halogen-free TSSOP8 packaging.
Technical Context
The device implements a true EEPROM core with embedded Error Correction Code (ECC) logic across all 16 K × 8-bit memory locations, improving data integrity during extended automotive life cycles. Its I²C slave interface supports standard (100 kHz), fast (400 kHz), and fast-plus (1 MHz) modes with Schmitt-trigger inputs for robust noise immunity on SCL/SDA lines.
It uses three Chip Enable pins (E2, E1, E0) to configure the 3-bit address portion of the 7-bit I²C device select code (1010b for main memory, 1011b for Identification Page), enabling up to eight devices on one bus. The Write Control (WC) pin provides hardware-level write inhibition independent of software commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16 Kbyte), byte-alterable EEPROM array for nonvolatile parameter storage |
| I²C clock max | 1 MHz - enables high-speed firmware updates and rapid calibration writes in real-time systems |
| Operating temp | -40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive use |
| Supply voltage | 1.7 V to 5.5 V - supports wide-input power rails including 3.3 V and 5 V microcontroller interfaces |
| Page size | 64 bytes - defines maximum contiguous write length without internal wraparound or address overflow |
| Write endurance | 4M cycles at 25 °C - ensures >10-year reliability in frequent-write applications like odometer or fault log counters |
| Data retention | 50 years at 125 °C - guarantees long-term validity of stored calibration data over full vehicle lifetime |
| ESD rating | 4000 V HBM - protects against assembly-line and field handling electrostatic discharge events |
Pinout & Package
Package: TSSOP8 (3 × 4.4 mm, 0.65 mm pitch), RoHS-compliant and halogen-free (ECOPACK2®).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| E2, E1, E0 | Chip Enable address inputs | Set 3-bit I²C slave address (bits b2–b0); floating = logic low; enable multi-device bus topology |
| SDA | Serial Data bidirectional line | Open-drain I/O requiring external pull-up; carries address, command, and data in both directions |
| SCL | Serial Clock input | Master-generated clock; sampled on rising edge for data setup/hold timing compliance |
| WC | Write Control input | Hardware lock: high = full memory write disabled; low/floating = write enabled |
| VSS | Ground reference | Return path for all internal circuitry; must be low-impedance connection to system GND plane |
| VCC | Supply voltage | Power rail for EEPROM core and interface logic; decoupling capacitor required per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Embedded ECC logic | Corrects single-bit errors and detects double-bit errors across entire 16 Kbyte array, enhancing functional safety compliance |
| Lockable Identification Page | 64-byte dedicated area for ST device ID and user parameters; permanently read-only after lock command execution |
| Short write cycle time | ≤4 ms for both byte and page writes - minimizes bus occupancy and improves system responsiveness |
| Schmitt-trigger inputs | On SCL and SDA pins - suppresses noise-induced false clock/data transitions in electrically noisy automotive environments |
| Extended voltage range | 1.7 V to 5.5 V operation - eliminates need for level shifters when interfacing with mixed-voltage SoCs or MCUs |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing sensor calibration coefficients, fuel trim maps, and emission-related diagnostic data that must survive power loss and thermal cycling. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 125 °C operation and AEC-Q100 Grade 1 reliability. Use Value: Enables zero-defect calibration persistence over 15+ years of vehicle service life without refresh or backup power. | Use Scenario: Retaining camera alignment offsets, radar beamforming parameters, and lane-departure warning thresholds across ignition cycles. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault with hardware write lock (WC pin) and identification page locking. Use Value: Prevents unauthorized modification of safety-critical ADAS settings while supporting field updates via authenticated firmware. |
| Body Control Module (BCM) | Infotainment Head Unit |
Use Scenario: Saving user preferences (seat position, mirror angle, lighting profiles) and door-lock programming states. IC Role / Device Role / Timing Role: Low-power, high-endurance EEPROM interfaced directly to 3.3 V MCU I²C port with minimal external components. Use Value: Delivers >1 million write cycles per parameter field, exceeding OEM requirement for 100,000-cycle durability. | Use Scenario: Storing display brightness curves, audio equalizer presets, and Bluetooth pairing keys across power-down events. IC Role / Device Role / Timing Role: Fast 1 MHz I²C interface enables sub-100 ms UI state restoration after cold boot. Use Value: Reduces perceived boot delay by eliminating slow SPI flash initialization for configuration loads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24CS128-SSHL-T | 128 Kbit, I²C, 1 MHz, but AEC-Q100 Grade 2 only (-40 °C to 105 °C); no Identification Page; no WC pin | Limited to cabin modules not exposed to under-hood temperatures | Select only if ambient temperature stays ≤105 °C and hardware write lock is unnecessary |
| BR24G128FJ-3GE2 | 128 Kbit, I²C, 1 MHz, AEC-Q100 Grade 1, but no ECC; no Identification Page; different pinout (SO8) | Lacks error correction for long-life data integrity; requires PCB redesign for SO8 footprint | Choose only when ECC is not required and TSSOP8-to-SO8 package conversion is acceptable |
Compared with AT24CS128-SSHL-T and BR24G128FJ-3GE2, the M24128-DRDW3TP/K uniquely combines AEC-Q100 Grade 1, embedded ECC, hardware WC lock, and a dedicated Identification Page - making it the only option qualified for safety-critical, high-temperature, long-retention automotive memory applications.
Availability
M24128-DRDW3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS sensors, body control modules, and infotainment head units requiring stable component supply across automotive production lifecycles.
Supply support for M24128-DRDW3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.
The M24128-A125 product line targets automotive electronics requiring extended temperature operation, high reliability, and functional safety support - specifically engineered for ECU, ADAS, and chassis control applications demanding AEC-Q100 Grade 1 compliance.
FAQ
What is the function of the WC pin on M24128-DRDW3TP/K?
The WC (Write Control) pin is a hardware-level write inhibit input. When driven high, it disables all write operations to the entire memory array-including main memory and Identification Page-regardless of I²C command. This provides fail-safe protection against accidental or malicious overwrites during system startup, reset, or software faults. WC must be pulled low or left floating to enable writes.
Does M24128-DRDW3TP/K support I²C clock stretching?
No, the M24128-DRDW3TP/K does not support I²C clock stretching. It operates strictly as a slave device with fixed internal timing for ACK generation and write-cycle execution. Bus masters must observe the maximum tW = 4 ms write cycle time and use ACK polling (repeated START + device address) to detect completion before issuing subsequent commands.
How is the Identification Page accessed and locked?
The Identification Page is accessed using device select code 1011b instead of 1010b for main memory. It contains ST's 3-byte ID (00h–02h) and 61 bytes of user space. Locking is performed via a dedicated "Lock Identification Page" instruction (see Section 4.1.4). Once locked, the page becomes permanently read-only; no further writes or unlocks are possible, ensuring immutability of critical identifiers or security parameters.
Can M24128-DRDW3TP/K be used in 1.8 V systems?
Yes. The device supports a minimum supply voltage of 1.7 V, making it fully compatible with 1.8 V logic systems. All I²C timing parameters-including rise/fall times, setup/hold, and ACK delays-are guaranteed across the full 1.7 V to 5.5 V range. No level-shifting circuitry is required when interfacing with 1.8 V MCUs, provided SDA/SCL pull-ups are referenced to the same 1.8 V rail.
M24128-DRDW3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M24128-DRDW3TP/K FAQ
1.How can I place an order for M24128-DRDW3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M24128-DRDW3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24128-DRDW3TP/K reliable?
The price and inventory of M24128-DRDW3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-DRDW3TP/K is usually 5 days.
3.What payment methods are accepted for M24128-DRDW3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-DRDW3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24128-DRDW3TP/K?
M24128-DRDW3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24128-DRDW3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24128-DRDW3TP/K?
For technical support, including M24128-DRDW3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-DRDW3TP/K requirements.
6.How does Aetrix verify that M24128-DRDW3TP/K is sourced from the original manufacturer or authorized distributors?
All M24128-DRDW3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-DRDW3TP/K meets industry standards.
7.What is the process for return or replacement of M24128-DRDW3TP/K?
All M24128-DRDW3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M24128-DRDW3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24128-DRDW3TP/K part is unused and in its original packaging.
Return procedure for M24128-DRDW3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24128-DRDW3TP/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
