My Inquiry
My Account
STMicroelectronics M24128-DRMF3TG/K
- Part No.:
- M24128-DRMF3TG/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
M24128-DRMF3TG/K.pdf
- Description:
- IC EEPROM 128KBIT I2C 8UFDFPN
- Quantity:
- Payment:
- Shipping:
Inventory:9,180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24128-DRMF3TG/K from STMicroelectronics is an AEC-Q100 Grade 1 automotive serial EEPROM delivering 128 Kbit (16 Kbyte) nonvolatile storage via I²C interface with 1 MHz max clock, 64-byte page size, and extended operation from −40 °C to +125 °C at 1.7–5.5 V supply. It integrates ECC logic for enhanced data integrity and includes a dedicated 64-byte lockable Identification Page for device ID and application parameters in engine control units, ADAS sensors, and battery management systems.
For engineers reviewing the M24128-DRMF3TG/K datasheet, M24128-DRMF3TG/K pinout, M24128-DRMF3TG/K application, or M24128-DRMF3TG/K equivalent, key selection criteria include automotive temperature compliance, I²C bus speed support (100/400 kHz/1 MHz), write endurance at 125 °C, identification page locking capability, and RoHS-compliant WFDFPN8 package footprint.
Technical Context
The device operates as a slave on the I²C bus using standard Start/Stop conditions and 7-bit addressing with three Chip Enable inputs (E2/E1/E0) enabling up to eight devices on one bus. Device select codes differentiate memory access (1010b) from Identification Page access (1011b), with RW bit controlling direction.
Internal architecture includes a 256-page × 64-byte memory array with automatic address incrementing post-write, Schmitt-triggered SCL/SDA inputs for noise immunity, and hardware-based Write Control (WC) pin that globally inhibits all writes when high. The embedded ECC logic corrects single-bit errors and detects double-bit errors per 64-byte page.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 128 Kbit (16 Kbyte) organized as 256 pages × 64 bytes - enables efficient firmware parameter storage with page-aligned updates. |
| I²C clock frequency | Up to 1 MHz - supports high-speed configuration loading in real-time automotive subsystems without bus contention delays. |
| Operating temperature | −40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood and powertrain applications. |
| Supply voltage range | 1.7 V to 5.5 V - interoperable with 1.8 V, 3.3 V, and 5 V microcontroller I/O domains without level shifters. |
| Write endurance | 600 k cycles at 125 °C - ensures reliable calibration data logging over full vehicle lifetime in high-temperature environments. |
| Data retention | 50 years at 125 °C - maintains critical safety-critical configuration data across extended service intervals without refresh. |
| ESD protection | 4000 V HBM - withstands handling and system-level transients in manufacturing and field repair scenarios. |
Pinout & Package
Package: WFDFPN8 (2 × 3 mm, 0.5 mm pitch, 8-lead very thin fine-pitch dual flat no-lead) - RoHS-compliant and halogen-free (ECOPACK2®), optimized for space-constrained automotive PCB layouts with thermal pad for enhanced heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| E2 | Chip Enable LSB | Configures 3-bit device address (with E1/E0); tied high/low to select unique I²C address among up to 8 devices on same bus. |
| E1 | Chip Enable middle bit | Part of 3-bit hardware address encoding; floating defaults to logic low, enabling deterministic multi-device addressing. |
| E0 | Chip Enable MSB | Completes 3-bit chip select code; used with E2/E1 to avoid I²C address collisions in distributed automotive ECUs. |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up; supports wire-OR with other I²C slaves for shared bus topology. |
| SCL | Serial Clock input | Master-generated clock driving data sampling edges; Schmitt trigger input rejects noise in electrically noisy vehicle harnesses. |
| WC | Write Control | Hardware write lock: high = entire memory (including ID page) write-inhibited; low or floating = write enabled. |
| VSS | Ground reference | Primary return path for all internal circuitry; must be low-impedance connection to minimize ground bounce in switching environments. |
| VCC | Power supply | Accepts 1.7–5.5 V; internal voltage regulation enables stable EEPROM operation across wide automotive battery voltage range. |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated Identification Page | 64-byte read/write area storing ST device ID (first 3 bytes) and user parameters; fully lockable to read-only mode for security-critical calibration data. |
| Embedded ECC logic | Per-page single-bit error correction and double-bit error detection - eliminates need for external software CRC or redundancy schemes in safety-critical storage. |
| Fast write timing | ≤4 ms byte or page write time - reduces firmware update latency during ECU reprogramming and runtime parameter adjustment. |
| Extended voltage range | 1.7–5.5 V operation - supports direct interfacing with diverse MCU families (ARM Cortex-M, RH850, TriCore) without external regulators. |
| Automotive qualification | AEC-Q100 Grade 1 certified - validated for continuous operation at 125 °C ambient, meeting ISO 16750-4 electrical stress requirements. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
|
Use Scenario: Storing adaptive fuel trim values, knock sensor learning maps, and emission calibration tables subject to frequent field updates. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed data retention over 15-year vehicle life and write endurance at under-hood temperatures. Use Value: Enables zero-latency recall of learned engine behavior after ignition cycle, eliminating cold-start adaptation delays and ensuring consistent emissions compliance. |
Use Scenario: Retaining camera lens distortion coefficients, radar object classification thresholds, and fusion algorithm weights across power cycles. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault supporting ASIL-B functional safety requirements via lockable Identification Page. Use Value: Prevents unauthorized modification of perception-critical parameters while allowing OEMs to update calibration data via secure bootloader protocols. |
| Battery Management System (BMS) | Instrument Cluster & HUD |
|
Use Scenario: Logging cell impedance history, charge/discharge cycle counts, and thermal derating profiles for predictive battery health analytics. IC Role / Device Role / Timing Role: High-reliability data logger operating continuously at 85–105 °C near battery packs with ECC-protected long-term storage. Use Value: Delivers accurate state-of-health estimation over 10+ years by preserving statistically significant aging datasets without corruption. |
Use Scenario: Storing driver-configurable display preferences (brightness, language, unit settings), odometer backup, and warning message history. IC Role / Device Role / Timing Role: Low-power, fast-access configuration memory interfaced directly to cluster MCU I²C peripheral with minimal BOM impact. Use Value: Ensures instant restoration of personalized UI settings after battery disconnect or firmware update, improving perceived system responsiveness. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24CS128-SSHL-T | Same 128 Kbit density and I²C interface but rated only to 105 °C; lacks dedicated lockable ID page and embedded ECC. | Suitable for cabin electronics (infotainment, HVAC) where ambient temperature and safety integrity are lower than powertrain/ADAS. | Select when cost sensitivity outweighs AEC-Q100 Grade 1 requirement and ECC is managed in firmware. |
| BR24G128FJ-3GE2 | 128 Kbit, 1.7–5.5 V, AEC-Q100 Grade 2 (−40 °C to +105 °C); includes WP pin but no ID page or ECC; slower 400 kHz max clock. | Fits gateway modules and body control units with moderate temperature and timing constraints. | Choose for legacy designs already using ROHM's BR24G family where pinout compatibility simplifies redesign. |
Compared with AT24CS128-SSHL-T and BR24G128FJ-3GE2, M24128-DRMF3TG/K uniquely delivers Grade 1 temperature rating, hardware-lockable ID page, and per-page ECC-making it the only option qualified for ASIL-B–related parameter storage in powertrain and ADAS domains.
Availability
M24128-DRMF3TG/K is available at Aetrix Electronics and suitable for engine control units, ADAS sensor modules, battery management systems, and instrument clusters requiring stable component supply across extended automotive product lifecycles.
Supply support for M24128-DRMF3TG/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management ICs, with broad portfolio coverage from microcontrollers to analog and memory solutions.
M24128-DRMF3TG/K belongs to ST's automotive-grade serial EEPROM product line, designed specifically for mission-critical nonvolatile storage in harsh-temperature vehicle subsystems requiring AEC-Q100 compliance and long-term data integrity.
FAQ
What is the function of the WC pin on M24128-DRMF3TG/K?
The WC (Write Control) pin is a hardware-level write protection input. When driven high, it globally disables all write operations-including Byte Write, Page Write, and Identification Page Write-while still allowing read access and device addressing acknowledgment. This prevents accidental overwrites during power-up transients or firmware faults, and is essential for safeguarding calibration-critical data in automotive ECUs.
Does M24128-DRMF3TG/K support standard I²C bus speeds including 100 kHz and 400 kHz?
Yes, M24128-DRMF3TG/K is fully compatible with all standard I²C bus modes: 100 kHz (standard mode), 400 kHz (fast mode), and 1 MHz (fast-mode plus). Its AC characteristics are specified across all three speeds in the official datasheet (Tables 11 and 12), and Schmitt-triggered inputs ensure robust signal integrity even on noisy automotive buses operating at maximum frequency.
How is the Identification Page secured and what data does it contain by default?
The Identification Page is a dedicated 64-byte area containing ST's factory-programmed device ID (bytes 00h–02h: 20h/E0h/0Eh) followed by user-writable space. It can be permanently locked to read-only mode via the Lock Identification Page instruction. Once locked, no further writes are possible-even with WC low-ensuring immutable storage of safety-critical calibration or cryptographic keys.
Can M24128-DRMF3TG/K operate reliably at 1.7 V supply voltage?
Yes, M24128-DRMF3TG/K is fully specified for operation down to 1.7 V across the full temperature range (−40 °C to +125 °C). DC and AC parameters-including write timing, read stability, and I²C acknowledge behavior-are guaranteed at this minimum voltage, enabling direct integration with ultra-low-voltage MCUs and energy-harvesting subsystems in modern automotive architectures.
M24128-DRMF3TG/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UFDFPN (2x3)
M24128-DRMF3TG/K FAQ
1.How can I place an order for M24128-DRMF3TG/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M24128-DRMF3TG/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24128-DRMF3TG/K reliable?
The price and inventory of M24128-DRMF3TG/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24128-DRMF3TG/K is usually 5 days.
3.What payment methods are accepted for M24128-DRMF3TG/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24128-DRMF3TG/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24128-DRMF3TG/K?
M24128-DRMF3TG/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24128-DRMF3TG/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24128-DRMF3TG/K?
For technical support, including M24128-DRMF3TG/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24128-DRMF3TG/K requirements.
6.How does Aetrix verify that M24128-DRMF3TG/K is sourced from the original manufacturer or authorized distributors?
All M24128-DRMF3TG/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24128-DRMF3TG/K meets industry standards.
7.What is the process for return or replacement of M24128-DRMF3TG/K?
All M24128-DRMF3TG/K units undergo pre-shipment inspection (PSI). If there is an issue with M24128-DRMF3TG/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24128-DRMF3TG/K part is unused and in its original packaging.
Return procedure for M24128-DRMF3TG/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24128-DRMF3TG/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
